

NCP4896

Product Preview

1.0 Watt Audio Power Amplifier with Earpiece Driving Capability

The NCP4896 is an audio power amplifier designed for portable communication device applications such as mobile phones. This part is capable of delivering 1.0 W of continuous average power to an 8.0 Ω BTL load from a 5.0 V power supply and, 250 mW to a 4.0 Ω BTL from 2.6 V power supply. It also provides the control of driving a single-ended earpiece and delivers 90 mW from a 5.0 V power supply to a 32 Ω load.

This device provides high quality audio while requiring few external components and minimal power consumption. It features a low-power consumption shutdown mode, which is achieved by driving the shutdown pin with logic Low.

The NCP4896 contains circuitry to prevent from « pop and click » noise that would otherwise occur during turn-on and turn-off transitions. It is also efficient when switching modes from BTL to SE and SE to BTL.

For maximum flexibility, the part provides an externally controlled gain (with resistors), as well as an externally controlled turn-on time (with bypass capacitor).

Due to its excellent PSRR, it can be directly connected to the battery, saving the use of an LDO.

Features

- Single-Ended or Differential Control
- 1.0 W to an 8.0 Ω BTL Load from a 5.0 V Power Supply
- Excellent PSRR: Direct Connection to the Battery
- Ultra Low Current Shutdown Mode
- 2.2 V–5.5 V Operation
- External Gain Configuration Capability
- External Turn-on Time Configuration Capability
- Thermal Overload Protection Circuitry
- Up to 1.0 nF Capacitive Load Driving Capability
- « Pop and Click » Noise Protection Circuit
- Pb-Free Package is Available

Typical Applications

- Portable Electronic Devices
- PDAs
- Mobile Phones

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.



ON Semiconductor®

<http://onsemi.com>



9-PIN FLIP-CHIP CSP
FC SUFFIX
CASE 499E


MARKING DIAGRAM



XXX = Specific Device Code
YY = Year
WW = Work Week

PIN CONNECTIONS

9-PIN FLIP-CHIP CSP



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 12 of this data sheet.

NCP4896




Figure 1. Typical NCP4896 Application Circuit with Differential Input

PIN DESCRIPTION

Pin	Type	Symbol	Description
A1	I	SE/BTL	When this pin is Low , the audio amplifier is in differential mode. If a High level is applied, the configuration is in Single-Ended Mode
A2	I	BYP	Bypass capacitor pin which provides the common mode voltage ($V_p/2$).
A3	O	OUTB	Positive output of the amplifier. In high impedance state when the device is in Single-Ended mode.
B1	I	Vp	Positive analog supply of the cell.
B2		NC	Not connected.
B3	I	VM	Ground.
C1	I	INM	Audio Input Signal.
C2	I	SD	The device enters in shutdown mode when a low level is applied to this pin.
C3	O	OUTA	Negative output of the amplifier. This is the active output dedicated to a SE load when this configuration is activated.

NCP4896

MAXIMUM RATINGS (Note 1)

Rating	Symbol	Value	Unit
Supply Voltage	V _p	6.0	V
Operating Supply Voltage	Op V _p	2.2 to 5.5 V	–
Input Voltage	V _{in}	–0.3 to V _{cc} +0.3	V
Max Output Current	I _{out}	500	mA
Power Dissipation (Note 2)	P _d	Internally Limited	–
Operating Ambient Temperature	T _A	–40 to +85	°C
Max Junction Temperature	T _J	150	°C
Storage Temperature Range	T _{stg}	–65 to +150	°C
Thermal Resistance Junction-to-Air	R _{θJA}	90 (Note 3)	°C/W
ESD Protection	Human Body Model (HBM) (Note 4) Machine Model (MM) (Note 5)	– > 2000 > 200	V
Latch Up Current at T _A = 85°C (Note 6)	–	±100 mA	–

1. Maximum electrical ratings are defined as those values beyond which damage to the device may occur at T_A = +25°C.
2. The thermal shutdown set to 160°C (typical) avoids irreversible damage on the device due to power dissipation.
3. For the 9-Pin Flip-Chip CSP package, the R_{θJA} is highly dependent of the PCB Heatsink area. For example, R_{θJA} can equal 195°C/W with 50 mm² total area and also 135°C/W with a 500 mm² area.
4. Human Body Model, 100 pF discharge through a 1.5 kΩ resistor following specification JESD22/A114.
5. Machine Model, 200 pF discharged through all pins following specification JESD22/A115.
6. Maximum ratings per JEDEC Standard JESD78.

NCP4896

ELECTRICAL CHARACTERISTICS Limits apply for T_A between -40°C to $+85^{\circ}\text{C}$ (Unless otherwise noted).

Characteristic	Symbol	Conditions	Min (Note 7)	Typ	Max (Note 7)	Unit
Supply Quiescent Current	I_{dd}	$V_p = 3.0\text{ V}$, No Load	–	2.5	–	mA
		$V_p = 5.0\text{ V}$, No Load BTL	–	2.7	–	
		$V_p = 3.0\text{ V}$, $8.0\ \Omega$, BTL $V_p = 5.0\text{ V}$, $8.0\ \Omega$, BTL	–	2.6 2.8	TBD	
		$V_p = 5.0\text{ V}$, No Load, SE	–	1.4	TBD	mA
		$V_p = 5.0\text{ V}$, $32\ \Omega$, SE	–	1.5	–	
Common Mode Voltage	V_{cm}	–		$V_p/2$	–	V
Shutdown Current	I_{SD}	For V_p Between 2.2 V to 5.5 V SD = Low	–	10	600 TBC	nA
Shutdown Voltage High	V_{SDIH}	–	1.4 TBC	–	–	V
Shutdown Voltage Low	V_{SDIL}	–	–	–	0.4	V
SE Select	$V_{BTL/SE}$	–	1.4 TBC	–	–	V
DE Select	$V_{SE/BTL}$	–	–	–	0.4	V
Turning On Time (Note 8)	T_{WU}	$C_{by} = 1.0\ \mu\text{F}$	–	140	–	ms
Turning Off Time (Note 8)	T_{SD}	–	–	20	–	ms
Output Swing	$V_{loadpeak}$	$V_p = 3.0\text{ V}$, $8.0\ \Omega$, BTL $V_p = 5.0\text{ V}$, $8.0\ \Omega$, BTL	TBD	2.53 4.15	– –	V
		$V_p = 5.0\text{ V}$, $8.0\ \Omega$, SE	TBD	4.9	–	V
Rms Output Power	P_O	$V_p = 5.0\text{ V}$, $32\ \Omega$, SE THD + N < 0.1%	–	92	–	mW
		$V_p = 5.0\text{ V}$, $16\ \Omega$, SE THD + N < 0.1%	–	176	–	
		$V_p = 5.0\text{ V}$, $8.0\ \Omega$, BTL THD + N < 0.1%	–	1080	–	
Output Offset Voltage	V_{os}	For V_p between 2.2 V to 5.5 V BTL and SE	–30 TBC	– –	30 TBC	mV
Positive Supply Rejection Ratio	PSRR V+	$R_f = R_i = 20\ \text{k}\Omega$ $V_{Pripple_pp} = 200\ \text{mV}$ $C_{by} = 1.0\ \mu\text{F}$ Input Terminated with $10\ \Omega$ $f = 217\ \text{Hz}$ to $1.0\ \text{KHz}$ $V_p = 5.0\text{ V}$, $8.0\ \Omega$, BTL $V_p = 3.0\text{ V}$, $8.0\ \Omega$, BTL $V_p = 5.0\text{ V}$, $32\ \Omega$, SE $V_p = 3.0\text{ V}$, $32\ \Omega$, SE	– – – –	–66 –67 –69 –70	– – – –	dB
Efficiency	η	$V_p = 3.0\text{ V}$, $8.0\ \Omega$, BTL $P_{orms} = 380\ \text{mW}$	–	64	–	%
		$V_p = 5.0\text{ V}$, $8.0\ \Omega$, BTL $P_{orms} = 1.0\ \text{W}$	–	63	–	
Thermal Shutdown Temperature	T_{sd}	–	–	160	–	$^{\circ}\text{C}$
Total Harmonic Distortion	THD + N	$R_f = R_i = 20\ \text{k}\Omega$ $V_p = 3.6\text{ V}$, $f = 1.0\ \text{kHz}$ $P_{out} = 400\ \text{mW}$, $8.0\ \Omega$, BTL $P_{out} = 40\ \text{mW}$, $16\ \Omega$, BTL $P_{out} = 40\ \text{mW}$, $32\ \Omega$, SE	– – –	0.02 0.01 0.003	– – –	%

7. Min/Max limits are guaranteed by design, test or statistical analysis.

8. See section "Application Information" for a theoretical approach of this parameter.

Typical Performance Characteristics




Figure 2. THD + N vs. Power Out (BTL Mode)




Figure 3. THD + N vs. Power Out (BTL Mode)




Figure 4. THD + N vs. Power Out (BTL Mode)




Figure 5. THD + N vs. Frequency (BTL Mode)




Figure 6. THD + N vs. Frequency (BTL Mode)




Figure 7. THD + N vs. Frequency (BTL Mode)

Typical Performance Characteristics




Figure 8. THD + N vs. Output Power (SE Mode)




Figure 9. THD + N vs. Output Power (SE Mode)




Figure 10. THD + N vs. Output Power (SE Mode)




Figure 11. THD + N vs. Frequency (SE Mode)




Figure 12. PSSR (BTL Mode) @ $V_p = 2.6 \text{ V}$










Figure 13. PSSR (BTL Mode) @ $V_p = 2.6 \text{ V}$

Typical Performance Characteristics

Figure 14. PSSR (BTL Mode) @ $V_p = 5.0$ VFigure 15. PSSR vs. C_b (BTL Mode) @ $V_p = 3.6$ VFigure 16. PSSR vs. Gain (BTL Mode) @ $V_p = 3.6$ VFigure 17. PSSR (SE Mode) @ $V_p = 2.6$ VFigure 18. PSSR (SE Mode) @ $V_p = 3.6$ VFigure 19. PSSR (SE Mode) @ $V_p = 5.0$ V

Typical Performance Characteristics




Figure 20. PSSR vs. C_b (SE Mode) @ $V_p = 3.6$ V




Figure 21. PSSR vs. Gain (SE Mode) @ $V_p = 3.6$ V




Figure 22. Output Noise Voltage (BTL Mode) @ $V_p = 3.6$ V




Figure 23. Output Noise Voltage (SE Mode) @ $V_p = 3.6$ V




Figure 24. Quiescent Current (BTL Mode) vs. V_p




Figure 25. Quiescent Current (SE Mode) vs. V_p

Typical Performance Characteristics




Figure 26. Turn On Sequence (BTL Mode)
 @ $V_p = 3.6\text{ V}$




Figure 27. Turn On Sequence (BTL Mode)
 @ $V_p = 3.6\text{ V}$

Typical Performance Characteristics




Figure 28. Power Dissipation vs. Output Power




Figure 29. Power Dissipation vs. Output Power




Figure 30. Power Dissipation vs. Output Power




Figure 31. Power Dissipation vs. Output Power




Figure 32. Power Derating - 9-Pin Flip-Chip CSP




Figure 33. Maximum Die Temperature vs. PCB Heatsink Area

APPLICATION INFORMATION

Detailed Description

The NCP4896 audio amplifier can operate from 2.2 V until 5.5 V power supply. It delivers 320 mW rms output power to 4.0 Ω load ($V_p = 2.6$ V) and 1.0 W rms output power to 8.0 Ω load ($V_p = 5.0$ V).

The structure of the NCP4896 is basically composed of two identical internal power amplifiers. Both are externally configurable with gain-setting resistors R_{in} and R_f (the closed-loop gain is fixed by the ratios of these resistors). So the load is driven differentially through OUTA and OUTB outputs. This configuration eliminates the need for an output coupling capacitor.

Internal Power Amplifier

The output Pmos and Nmos transistors of the amplifier were designed to deliver the output power of the specifications without clipping. The channel resistance (R_{on}) of the Nmos and Pmos transistors does not exceed 0.6 Ω when they drive current.

The structure of the internal power amplifier is composed of three symmetrical gain stages, first and medium gain stages are transconductance gain stages to obtain maximum bandwidth and DC gain.

Turn-On and Turn-Off Transitions

A cycle with a turn-on and turn-off transition is illustrated with plots that show both single ended signals on the previous page.

In order to eliminate « pop and click » noises during transitions, output power in the load must be slowly established or cut. When logic high is applied to the shutdown pin, the bypass voltage begins to rise exponentially and once the output DC level is around the common mode voltage, the gain is established slowly (20 ms). This way to turn-on the device is optimized in terms of rejection of « pop and click » noises.

A theoretical value of turn-on time at 25°C is given by the following formula.

C_{by} : bypass capacitor

R: internal 150 k resistor with a 25% accuracy

$$T_{on} = 0.95 * R * C_{by}$$

The device has the same behavior when it is turned-off by a logic low on the shutdown pin. During the shutdown mode, amplifier outputs are connected to the ground. However, to cut totally the output audio signal, you only need to wait for 20 ms.

Shutdown Function

The device enters shutdown mode when the shutdown signal is low. During the shutdown mode, the Dc quiescent current of the circuit is typically 10 nA.

Current Limit Circuit

The maximum output power of the circuit ($P_{orms} = 1.0$ W, $V_p = 5.0$ V, $R_L = 8.0$ Ω) requires a peak current in the load of 500 mA.

In order to limit the excessive power dissipation in the load when a short-circuit occurs, the current limit in the load is fixed to 800 mA. The current in the four output MOS transistors are real-time controlled, and when one current exceeds 800 mA, the gate voltage of the MOS transistor is clipped and no more current can be delivered.

Single-Ended Operation

In SE mode, the load is driven from the primary amplifier output (OUTA). The gain is set by the ration between R_f and R_i .

$$SE \text{ Gain} = -\left(\frac{R_f}{R_i}\right)$$

In this SE mode, an output capacitor (C_o) is required to block the common mode voltage at the output of the amplifier, thus avoiding DC currents in the load. As for the high pass filter due to the input capacitor and the R_i resistor, the load gives with C_o another first order high pass filter, the cut-off frequency of which is given by:

$$F_c = \frac{1}{2\pi R_L \cdot C_o}$$

SE/BTL Operation

Due to the internal control of each amplifier through SE/BTL pin, the NCP4896 allows a cost saving for application which requires to drive a example an 8.0 Ω BTL and a 32 Ω Single-Ended load.

The internal circuitry avoids « pop and click » noises that could occur in both BTL and Singled-Ended loads during transitions from SE to BTL and BTL to SE.

Thermal Overload Protection

Internal amplifiers are switched off when the temperature exceeds 160°C, and will be switched on again only when the temperature decreases fewer than 140°C.

The NCP4896 is unity-gain stable and requires no external components besides gain-setting resistors, an input coupling capacitor and a proper bypassing capacitor in the typical application.

Both internal amplifiers are externally configurable (R_f and R_{in}) with gain configuration.

The differential-ended amplifier presents two major advantages:

- The possible output power is four times larger (the output swing is doubled) as compared to a single-ended amplifier under the same conditions.
- Output pins (OUTA and OUTB) are biased at the same potential $V_p/2$, this eliminates the need for an output coupling capacitor required with a single-ended amplifier configuration.

The differential closed loop-gain of the amplifier is given by $A_{vd} = \frac{R_f}{R_{in}} = \frac{V_{orms}}{V_{inrms}}$. V_{orms} is the rms value of the voltage seen by the load and V_{inrms} is the rms value of the input differential signal.

Output power delivered to the load is given by $P_{orms} = \frac{(V_{opeak})^2}{2 \cdot R_L}$ (V_{opeak} is the peak differential output voltage).

When choosing gain configuration to obtain the desired output power, check that the amplifier is not current limited or clipped.

The maximum current which can be delivered to the load is 500 mA $I_{opeak} = \frac{V_{opeak}}{R_L}$.

Gain-Setting Resistor Selection (R_{in} and R_f)

R_{in} and R_f set the closed-loop gain of both amplifier.

In order to optimize device and system performance, the NCP4896 should be used in low gain configurations.

The low gain configuration minimizes THD + noise values and maximizes the signal to noise ratio, and the amplifier can still be used without running into the bandwidth limitations.

A closed loop gain in the range from 2 to 5 is recommended to optimize overall system performance.

An input resistor (R_{in}) value of 22 K Ω is realistic in most of applications, and doesn't require the use of a too large capacitor C_{in} .

Input Capacitor Selection (C_{in})

The input coupling capacitor blocks the DC voltage at the amplifier input terminal. This capacitor creates a high-pass filter with R_{in} , the cut-off frequency is given by

$$f_c = \frac{1}{2 \cdot \pi \cdot R_{in} \cdot C_{in}}$$

The size of the capacitor must be large enough to couple in low frequencies without severe attenuation. However a large input coupling capacitor requires more time to reach its quiescent DC voltage ($V_p/2$) and can increase the turn-on pops.

An input capacitor value between 0.1 μ and 0.39 μ F performs well in many applications (With $R_{in} = 22$ K Ω).

Bypass Capacitor Selection (C_{by})

The bypass capacitor C_{by} provides half-supply filtering and determines how fast the NCP4896 turns on.

This capacitor is a critical component to minimize the turn-on pop. A 1.0 μ F bypass capacitor value ($C_{in} = < 0.39$ μ F) should produce clickless and popless shutdown transitions. The amplifier is still functional with a 0.1 μ F capacitor value but is more susceptible to « pop and click » noises.

Thus, a 1.0 μ F bypassing capacitor is recommended.

ORDERING INFORMATION

Device	Marking	Package	Shipping†
NCP4896FCT1	MAM	9-Pin Flip-Chip CSP	3000/Tape and Reel
NCP4896FCT1G	MAN	9-Pin Flip-Chip CSP (Lead-Free)	3000/Tape and Reel

NOTE: This product is offered with either eutectic (SnPb-tin/lead) or lead-free solder bumps (G suffix) depending on the PCB assembly process. The NCP4896FCT2G version requires a lead-free solder paste and should not be used with a SnPb solder paste.

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

NCP4896


PACKAGE DIMENSIONS

9-PIN FLIP-CHIP CSP

FC SUFFIX

CASE 499E-01

ISSUE 0




NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. COPLANARITY APPLIES TO SPHERICAL CROWNS OF SOLDER BALLS.

DIM	MILLIMETERS	
	MIN	MAX
A	0.540	0.660
A1	0.210	0.270
A2	0.330	0.390
D	1.450 BSC	
E	1.450 BSC	
b	0.290	0.340
e	0.500 BSC	
D1	1.000 BSC	
E1	1.000 BSC	

RECOMMENDED PCB FOOTPRINT



ON Semiconductor and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free
USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center
2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051
Phone: 81-3-5773-3850

ON Semiconductor Website: <http://onsemi.com>

Order Literature: <http://www.onsemi.com/litorder>

For additional information, please contact your
local Sales Representative.