# 1M x 4 CMOS Dynamic RAM Fast Page Mode

The MCM54400A is a  $0.7\mu$  CMOS high-speed dynamic random access memory. It is organized as 1,048,576 four-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM54400A requires only 10 address lines; row and column address inputs are multiplexed. The device is packaged in a standard 300 mil J-lead small outline package (SOJ), and a 300 mil thin-small-outline package (TSOP).

- Three-State Data Output
- Fast Page Mode
- Test Mode
- TTL-Compatible Inputs and Outputs
- RAS-Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 1024 Cycle Refresh: MCM54400A = 16 ms MCM5L4400A = 128 ms
- Fast Access Time (tRAC):

MCM54400A-60 and MCM5L4400A-60 = 60 ns (Max) MCM54400A-70 and MCM5L4400A-70 = 70 ns (Max) MCM54400A-80 and MCM5L4400A-80 = 80 ns (Max)

• Low Active Power Dissipation:

MCM54400A-60 and MCM5L4400A-60 = 660 mW (Max) MCM54400A-70 and MCM5L4400A-70 = 550 mW (Max) MCM54400A-80 and MCM5L4400A-80 = 468 mW (Max)

• Low Standby Power Dissipation:

MCM54400A and MCM5L400A = 11 mW (Max, TTL Levels) MCM54400A = 5.5 mW (Max, CMOS Levels) MCM5L4400A = 1.1 mW (Max, CMOS Levels)

# MCM54400A MCM5L4400A



N PACKAGE 300 MIL SOJ CASE 822-03



T PACKAGE 300 MIL TSOP CASE 892-01


# PIN NAMES

	Address Input
_	•
	Output Enable
	Read/Write Enable
	Row Address Strobe
	Column Address Strobe
	Power Supply (+ 5 V)
VSS	Ground

#### **PIN ASSIGNMENTS** 300 MIL SOJ/TSOP DQ0 🛮 1 26 D VSS DQ1 🛮 2 DQ3 ШЦз 24 T DQ2 RAS II 4 23 D CAS A9 🛮 5 22 Ū₫ A0 🛮 □ A8 A1 🛮 10 **П** Α7 17 A2 ∏ 11 16 🛮 A6 □ A5 A3 🛮 12 15 V<sub>CC</sub> [] 13 14 □ A4



# **BLOCK DIAGRAM**



# ABSOLUTE MAXIMUM RATINGS (See Note)

· ·	•		
Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	– 1 to + 7	V
Voltage Relative to V <sub>SS</sub> for Any Pin Except V <sub>CC</sub>	V <sub>in</sub> , V <sub>out</sub>	– 1 to + 7	V
Data Output Current	l <sub>out</sub>	50	mA
Power Dissipation	PD	700	mW
Operating Temperature Range	T <sub>A</sub>	0 to + 70	°C
Storage Temperature Range	T <sub>stg</sub>	- 55 to + 150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

# DC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> = 5.0 V  $\pm$  10%, T<sub>A</sub> = 0 to 70°C, Unless Otherwise Noted)

# **RECOMMENDED OPERATING CONDITIONS** (All voltages referenced to $V_{SS}$ )

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V
	VSS	0	0	0	
Logic High Voltage, All Inputs	VIH	2.4	_	6.5	V
Logic Low Voltage, All Inputs	VIL	- 1.0	_	0.8	V

# DC CHARACTERISTICS AND SUPPLY CURRENTS

Characteristic	Symbol	Min	Max	Unit	Notes
V <sub>CC</sub> Power Supply Current  MCM54400A-60 and MCM5L4400A-60, t <sub>RC</sub> = 110 ns  MCM54400A-70 and MCM5L4400A-70, t <sub>RC</sub> = 130 ns  MCM54400A-80 and MCM5L4400A-80, t <sub>RC</sub> = 150 ns	I <sub>CC1</sub>	_ _ _	120 100 85	mA	1, 2
$V_{CC}$ Power Supply Current (Standby) ( $\overline{RAS} = \overline{CAS} = V_{IH}$ )	I <sub>CC2</sub>	_	2.0	mA	
V <sub>CC</sub> Power Supply Current During $\overline{RAS}$ -Only Refresh Cycles ( $\overline{CAS}$ = V <sub>IH</sub> ) MCM54400A-60 and MCM5L4400A-60, t <sub>RC</sub> = 110 ns MCM54400A-70 and MCM5L4400A-70, t <sub>RC</sub> = 130 ns MCM54400A-80 and MCM5L4400A-80, t <sub>RC</sub> = 150 ns	I <sub>CC3</sub>	_ _ _	120 100 85	mA	1, 2
V <sub>CC</sub> Power Supply Current During Fast Page Mode Cycle ( $\overline{RAS}$ = V <sub>IL</sub> ) MCM54400A-60 and MCM5L4400A-60, tp <sub>C</sub> = 45 ns MCM54400A-70 and MCM5L4400A-70, tp <sub>C</sub> = 45 ns MCM54400A-80 and MCM5L4400A-80, tp <sub>C</sub> = 50 ns	I <sub>CC4</sub>	  	70 70 60	mA	1, 2
V <sub>CC</sub> Power Supply Current (Standby) (RAS = CAS = V <sub>CC</sub> - 0.2 V)  MCM54400A  MCM5L4400A	I <sub>CC5</sub>	_ _	1.0 200	mΑ μΑ	
V <sub>CC</sub> Power Supply Current During $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle MCM54400A-60 and MCM5L4400A-60, $t_{RC}$ = 110 ns MCM54400A-70 and MCM5L4400A-70, $t_{RC}$ = 130 ns MCM54400A-80 and MCM5L4400A-80, $t_{RC}$ = 150 ns	I <sub>CC6</sub>	_ _ _	120 100 85	mA	1
$V_{CC}$ Power Supply Current, Battery Backup Mode — MCM5L4400A Only ( $t_{RC}$ = 125 μs; $\overline{CAS}$ = $\overline{CAS}$ Before $\overline{RAS}$ Cycling or 0.2 V; $\overline{G}$ , $\overline{W}$ = $V_{CC}$ – 0.2 V; A0 – A9 = $V_{CC}$ – 0.2 V or 0.2 V; DQ0 – DQ3 = $V_{CC}$ – 0.2 V or 0.2 V or OPEN; $t_{RAS}$ = Min to 300 ns)	I <sub>CC7</sub>	_	300	μА	1, 3
Input Leakage Current (0 V ≤ V <sub>in</sub> ≤ 6.5 V)	l <sub>lkg(l)</sub>	- 10	10	μΑ	
Output Leakage Current ( <del>CAS</del> = V <sub>IH</sub> , 0 V ≤ V <sub>out</sub> ≤ 5.5 V)	I <sub>lkg(O)</sub>	- 10	10	μΑ	
Output High Voltage (I <sub>OH</sub> = - 5 mA)	Voн	2.4	_	V	
Output Low Voltage (I <sub>OL</sub> = 4.2 mA)	VOL	_	0.4	V	

#### NOTES

- 1. Current is a function of cycle rate and output loading; maximum currents are specified cycle time (minimum) with the output open.
- 2. Column address can be changed once or less while  $\overline{RAS} = V_{IL}$  and  $\overline{CAS} = V_{IH}$ .
- 3.  $t_{RAS}$  (max) = 1  $\mu$ s is only applied to refresh of battery-back up.  $t_{RAS}$  (max) = 10  $\mu$ s is applied to functional operating.

# $\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, T}_{A} = 25^{\circ}\text{C}, \text{ V}_{CC} = 5 \text{ V, Periodically Sampled Rather Than 100\% Tested)}$

Characteristic	Symbol	Max	Unit
Input Capacitance A0 – A9	C <sub>in</sub>	5	pF
G, RAS, CAS, W		7	
I/O Capacitance (CAS = V <sub>IH</sub> to Disable Output) DQ0 – DQ3	C <sub>out</sub>	7	pF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation:  $C = I \Delta t / \Delta V$ .

# **AC OPERATING CONDITIONS AND CHARACTERISTICS**

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{Unless Otherwise Noted})$ 

# READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symbol			400A-60 1400A-60		MCM54400A-70 MCM5L4400A-70		MCM54400A-80 MCM5L4400A-80		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	<sup>t</sup> RELREL	<sup>t</sup> RC	110	_	130	_	150	_	ns	5
Read-Write Cycle Time	<sup>t</sup> RELREL	tRWC	165	_	185	_	205	<u> </u>	ns	5
Fast Page Mode Cycle Time	<sup>t</sup> CELCEL	tPC	45	_	45	_	50		ns	
Fast Page Mode Read-Write Cycle Time	<sup>†</sup> CELCEL	<sup>t</sup> PRWC	95	_	100	_	105	_	ns	
Access Time from RAS	t <sub>RELQV</sub>	tRAC	_	60	_	70	<u> </u>	80	ns	6, 7
Access Time from CAS	tCELQV	t <sub>CAC</sub>	_	20	<u> </u>	20	<u> </u>	20	ns	6, 8
Access Time from Column Address	tAVQV	t <sub>AA</sub>	_	30	_	35	_	40	ns	6, 9
Access Time from Precharge CAS	<sup>t</sup> CEHQV	<sup>t</sup> CPA	_	40	_	40	_	45	ns	6
CAS to Output in Low-Z	tCELQX	tCLZ	0	_	0	_	0	_	ns	6
Output Buffer and Turn-Off Delay	<sup>t</sup> CEHQZ	tOFF	0	20	0	20	0	20	ns	10
Transition Time (Rise and Fall)	t⊤	tΤ	3	50	3	50	3	50	ns	
RAS Precharge Time	†REHREL	t <sub>RP</sub>	40	_	50	_	60		ns	
RAS Pulse Width	<sup>t</sup> RELREH	t <sub>RAS</sub>	60	10 k	70	10 k	80	10 k	ns	
RAS Pulse Width (Fast Page Mode)	<sup>t</sup> RELREH	tRASP	60	200 k	70	200 k	80	200 k	ns	
RAS Hold Time	<sup>t</sup> CELREH	tRSH	20	_	20	_	20	_	ns	
CAS Hold Time	<sup>t</sup> RELCEH	<sup>t</sup> CSH	60	_	70	_	80		ns	
CAS Precharge to RAS Hold Time	tCEHREH	<sup>t</sup> RHCP	40	_	40	_	45	_	ns	
CAS Pulse Width	<sup>†</sup> CELCEH	t <sub>CAS</sub>	20	10 k	20	10 k	20	10 k	ns	
RAS to CAS Delay Time	<sup>t</sup> RELCEL	tRCD	20	40	20	50	20	60	ns	11
RAS to Column Address Delay Time	<sup>t</sup> RELAV	t <sub>RAD</sub>	15	30	15	35	15	40	ns	12
CAS to RAS Precharge Time	<sup>t</sup> CEHREL	tCRP	5	_	5	_	5	_	ns	
CAS Precharge Time	tCEHCEL	tCP	10	_	10	_	10	_	ns	
Row Address Setup Time	<sup>t</sup> AVREL	t <sub>ASR</sub>	0	_	0	_	0	_	ns	
Row Address Hold Time	<sup>t</sup> RELAX	<sup>t</sup> RAH	10	_	10	_	10	_	ns	
Column Address Setup Time	<sup>t</sup> AVCEL	t <sub>ASC</sub>	0	_	0	_	0	_	ns	
Column Address Hold Time	tCELAX	<sup>t</sup> CAH	15	_	15	_	15	_	ns	
Column Address to RAS Lead Time	t <sub>AVREH</sub>	t <sub>RAL</sub>	30	<u> </u>	35	_	40	_	ns	

NOTES:

(continue


- 1. V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IH</sub> and V<sub>IH</sub>) in a monotonic manner.
- 4. AC measurements  $t_T = 5.0$  ns.
- 5. The specifications for  $t_{RC}$  (min) and  $t_{RWC}$  (min) are used only to indicate cycle time at which proper operation over the full temperature range  $(0^{\circ}C \le T_{A} \le 70^{\circ}C)$  is assured.
- 6. Measured with a current load equivalent to 2 TTL ( $-200 \,\mu\text{A}$ , + 4 mA) loads and 100 pF with the data output trip points set at  $V_{OH}$  = 2.0 V and  $V_{OL}$  = 0.8 V.
- 7. Assumes that  $t_{RCD} \le t_{RCD}$  (max).
- 8. Assumes that  $t_{RCD} \ge t_{RCD}$  (max).
- 9. Assumes that  $t_{\mbox{\scriptsize RAD}} \geq t_{\mbox{\scriptsize RAD}}$  (max).
- 10. t<sub>OFF</sub> (max) and/or t<sub>GZ</sub> (max) define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels
- 11. Operation within the t<sub>RCD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- 12. Operation within the t<sub>RAD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RAD</sub> (max) is specified as a reference point only; if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max), then access time is controlled exclusively by t<sub>AA</sub>.

# READ, WRITE, AND READ-WRITE CYCLES (Continued)

	Syml	ool		400A-60 1400A-60	MCM544 MCM5L4			400A-80 1400A-80		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Command Setup Time	tWHCEL	tRCS	0	<u> </u>	0	_	0	<u> </u>	ns	
Read Command Hold Time Referenced to CAS	<sup>t</sup> CEHWX	<sup>t</sup> RCH	0	_	0	_	0	_	ns	13
Read Command Hold Time Referenced to RAS	<sup>t</sup> REHWX	<sup>t</sup> RRH	0	_	0	_	0	_	ns	13
Write Command Hold Time Referenced to CAS	<sup>t</sup> CELWH	tWCH	10	_	15	_	15	_	ns	
Write Command Pulse Width	tWLWH	twp	10	_	15	_	15	<u> </u>	ns	
Write Command to RAS Lead Time	tWLREH	tRWL	20	<u> </u>	20	_	20	<u> </u>	ns	
Write Command to CAS Lead Time	tWLCEH	tCWL	20	_	20	_	20	<u> </u>	ns	
Data in Setup Time	<sup>t</sup> DVCEL	tDS	0	_	0	_	0	_	ns	14
Data in Hold Time	<sup>t</sup> CELDX	<sup>t</sup> DH	15	_	15	_	15	_	ns	14
Refresh Period MCM54400A MCM5L4400A	<sup>t</sup> RVRV	<sup>t</sup> RFSH	_	16 128	_	16 128	_	16 128	ms	
Write Command Setup Time	tWLCEL	twcs	0	_	0	_	0	_	ns	15
CAS to Write Delay	tCELWL	tCWD	50	_	50	_	50	_	ns	15
RAS to Write Delay	<sup>t</sup> RELWL	tRWD	90	_	100	_	110	_	ns	15
Column Address to Write Delay Time	<sup>t</sup> AVWL	tAWD	60	_	65	_	70	_	ns	15
CAS Precharge to Write Delay Time (Page Mode)	tCEHWL	tCPWD	70	_	70	_	75	_	ns	15
CAS Setup Time for CAS Before RAS Refresh	†RELCEL	<sup>t</sup> CSR	5	_	5	_	5	_	ns	
CAS Hold Time for CAS Before RAS Refresh	<sup>t</sup> RELCEH	<sup>t</sup> CHR	15	_	15	_	15	_	ns	
RAS Precharge to CAS Active Time	<sup>t</sup> REHCEL	tRPC	0	_	0	_	0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Time	<sup>†</sup> CEHCEL	tCPT	30	_	40	_	40	_	ns	
RAS Hold Time Referenced to G	<sup>t</sup> GLREH	<sup>t</sup> ROH	10	_	10	_	10		ns	
G Access Time	t <sub>GLQV</sub>	t <sub>GA</sub>	_	20	_	20	_	20	ns	
G to Data Delay	<sup>t</sup> GLHDX	t <sub>GD</sub>	20	_	20	_	20	_	ns	
Output Buffer Turn-Off Delay Time from $\overline{\mathbf{G}}$	<sup>t</sup> GHQZ	tGZ	0	20	0	20	0	20	ns	10
G Command Hold Time	tWLGL	<sup>t</sup> GH	20	_	20	_	20	_	ns	
Write Command Setup Time (Test Mode)	tWLREL	tWTS	10	_	10	_	10	_	ns	
Write Command Hold Time (Test Mode)	<sup>t</sup> RELWH	tWTH	10	_	10	_	10	_	ns	
Write to RAS Precharge Time (CAS Before RAS Refresh)	tWHREL	tWRP	10	_	10	_	10	_	ns	
Write to RAS Hold Time (CAS Before RAS Refresh)	<sup>t</sup> RELWL	tWRH	10	_	10	_	10	_	ns	

#### NOTES:


- 13. Either  $t_{\mbox{\scriptsize RRH}}$  or  $t_{\mbox{\scriptsize RCH}}$  must be satisfied for a read cycle.
- 14. These parameters are referenced to  $\overline{\text{CAS}}$  leading edge in early write cycles and to  $\overline{\text{W}}$  leading edge in late write or read-write cycles.
- 15. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub>, t<sub>AWD</sub>, and t<sub>CPWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if t<sub>WCS</sub>  $\geq$  t<sub>WCS</sub> (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>CWD</sub>  $\geq$  t<sub>CWD</sub> (min), t<sub>RWD</sub>  $\geq$  t<sub>RWD</sub> (min), t<sub>AWD</sub>  $\geq$  t<sub>AWD</sub> (min), and t<sub>CPWD</sub>  $\geq$  t<sub>CPWD</sub> (min) (page mode), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.




# **EARLY WRITE CYCLE** -t<sub>RP</sub>-RAS VIH -−<sup>t</sup>RAS − $\nu_{IL}$ t<sub>CSH</sub> --<sup>t</sup> CRP -— <sup>t</sup> RSH -<sup>t</sup>RCD CAS VIH --tcas t RAH tral tasp — ► t CAH t ASC -ROW ADDRESS COLUMN ADDRESS ADDRESSES – <sup>t</sup> CWL twcs -— <sup>t</sup>wсн t RWL t<sub>DS</sub> → $_{ m DQ0-DQ3} rac{ m v_{OH} -}{ m v_{OL} -}$ VALID DATA IN - HIGH Z —

# **G** CONTROLLED WRITE CYCLE — t<sub>RC</sub> t<sub>RP</sub> - <sup>t</sup> RAS - $_{\overline{RAS}}$ $V_{IH}$ -V<sub>IL</sub> — - <sup>t</sup>CSH t CRP -- <sup>t</sup>RCD - trsh -t CRP tCAS- $_{\overline{\text{CAS}}}$ V<sub>IH</sub> $^-$ VIL -·<sup>t</sup> RAD → t<sub>RAL</sub> t ASR −<sup>t</sup> CAH t RAH ADDRESSES $V_{IL}$ -ROW ADDRESS COLUMN ADDRESS -<sup>t</sup> CWL -– <sup>t</sup> RWL twp -<mark>←−</mark>t DH − - <sup>t</sup> DS DQ0 - DQ3 V<sub>IH</sub> -VALID DATA IN


# **READ-WRITE CYCLE**




# **FAST PAGE MODE READ CYCLE**



# **FAST PAGE MODE EARLY WRITE CYCLE**




# **FAST PAGE MODE READ-WRITE CYCLE**




MOTOROLA DRAM


# RAS-ONLY REFRESH CYCLE (W and G are Don't Care)




# CAS BEFORE RAS REFRESH CYCLE (G and A0 – A9 are Don't Care)




# **HIDDEN REFRESH CYCLE (READ)**



# **HIDDEN REFRESH CYCLE (EARLY WRITE)**



# **CAS BEFORE RAS REFRESH COUNTER TEST CYCLE**



#### **DEVICE INITIALIZATION**

On power-up, an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 16 milliseconds or 128 milliseconds in case of low power device with the device powered up), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

#### ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe ( $\overline{RAS}$ ) and column address strobe ( $\overline{CAS}$ ), into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 bit locations in the device.  $\overline{RAS}$  active transition is followed by  $\overline{CAS}$  active transition (active =  $V_{IL}$ , transition) for all read or write cycles. The delay between  $\overline{RAS}$  and  $\overline{CAS}$  active transitions, referred to as the multiplex window, gives a system designer flexibility in setting up the external addresses into the RAM.

The external  $\overline{\text{CAS}}$  signal is ignored until an internal  $\overline{\text{RAS}}$  signal is available. This "gate" feature on the external  $\overline{\text{CAS}}$  clock enables the internal  $\overline{\text{CAS}}$  line as soon as the row address hold time (t<sub>RAH</sub>) specification is met (and defines t<sub>RCD</sub> minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the  $\overline{\text{CAS}}$  clock.

There are three other variations in addressing the 1M x 4 RAM: RAS-only refresh cycle, CAS before RAS refresh cycle, and page mode. All three are discussed in separate sections that follow.

# **READ CYCLE**

The DRAM may be read with four different cycles: "normal" random read cycle, page mode read cycle, read-write cycle, and page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in ADDRESS-ING THE RAM, with  $\overline{RAS}$  and  $\overline{CAS}$  active transitions latching the desired bit location. The write  $(\overline{W})$  input level must be high (V<sub>IH</sub>), t<sub>RCS</sub> (minimum) before the  $\overline{CAS}$  active transition, to enable read mode.

Both the  $\overline{RAS}$  and  $\overline{CAS}$  clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. Both  $\overline{CAS}$  and output enable  $(\overline{G})$  control read access time:  $\overline{CAS}$  must be active before or at tRCD maximum and  $\overline{G}$  must be active tRAC-tGA (both minimum) after  $\overline{RAS}$  active transition to guarantee valid data out (Q) at tRAC (access time from  $\overline{RAS}$  active transition). If the tRCD maximum is exceeded and/or  $\overline{G}$  active transition does not occur in time, read access time is determined by either the  $\overline{CAS}$  or  $\overline{G}$  clock active transition (tCAC or tGA).

The  $\overline{RAS}$  and  $\overline{CAS}$  clocks must remain active for minimum times of t<sub>RAS</sub> and t<sub>CAS</sub>, respectively, to complete the read cycle.  $\overline{W}$  must remain high throughout the cycle, and for time t<sub>RRH</sub> or t<sub>RCH</sub> after  $\overline{RAS}$  or  $\overline{CAS}$  inactive transition, respectively, to maintain the data at that bit location. Once

 $\overline{RAS}$  transitions to inactive, it must remain inactive for a minimum time of  $t_{RP}$  to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as long as the  $\overline{CAS}$  and  $\overline{G}$  clocks are active. When either the  $\overline{CAS}$  or  $\overline{G}$  clock transitions to inactive, the output will switch to High Z (three-state)  $t_{OFF}$  or  $t_{GZ}$  after the inactive transition.

#### WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, page mode early write, and page mode read-write. Early and late write modes are discussed here, while page mode write operations are covered in a separate section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of  $\overline{W}$  to active (V<sub>IL</sub>). Early and late write modes are distinguished by the active transition of  $\overline{W}$ , with respect to  $\overline{CAS}$ . Minimum active time t<sub>RAS</sub> and t<sub>CAS</sub>, and precharge time t<sub>RP</sub> apply to write mode, as in the read mode.

An early write cycle is characterized by  $\overline{W}$  active transition at minimum time  $t_{WCS}$  before  $\overline{CAS}$  active transition. Data in (D) is referenced to  $\overline{CAS}$  in an early write cycle.  $\overline{RAS}$  and  $\overline{CAS}$  clocks must stay active for  $t_{RWL}$  and  $t_{CWL}$ , respectively, after the start of the early write operation to complete the cycle.

Q remains in three-state condition throughout an early write cycle because  $\overline{W}$  active transition precedes or coincides with  $\overline{\text{CAS}}$  active transition, keeping data-out buffers and  $\overline{\text{G}}$  disabled.

A late write cycle (referred to as  $\overline{G}$ -controlled write) occurs when  $\overline{W}$  active transition is made after  $\overline{CAS}$  active transition.  $\overline{W}$  active transition could be delayed for almost 10 microseconds after  $\overline{CAS}$  active transition, (tRCD + tCWD + tRWL + 2tT)  $\leq$  tRAS, if other timing minimums (tRCD, tRWL, and tT) are maintained. D is referenced to  $\overline{W}$  active transition in a late write cycle. Output buffers are enabled by  $\overline{CAS}$  active transition but outputs are switched off by  $\overline{G}$  inactive transition, which is required to write to the device. Q may be indeterminate — see note 15 of AC Operating Conditions table.  $\overline{RAS}$  and  $\overline{CAS}$  must remain active for tRWL and tCWL, respectively, after  $\overline{W}$  active transition to complete the write cycle.  $\overline{G}$  must remain inactive for tGH after  $\overline{W}$  active transition to complete the write cycle.

### **READ-WRITE CYCLE**

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except  $\overline{W}$  must remain high for t<sub>CWD</sub> minimum after the  $\overline{\text{CAS}}$  active transition, to guarantee valid Q before writing the bit.

# **PAGE MODE CYCLES**

Page mode allows fast successive data operations at all 1024 column locations on a selected row of the 1M x 4 dynamic RAM. Read access time in page mode (tCAC) is typically half the regular  $\overline{RAS}$  clock access time, tRAC. Page mode operation consists of keeping  $\overline{RAS}$  active while toggling  $\overline{CAS}$  between VIH and VIL. The row is latched by  $\overline{RAS}$  active transition, while each  $\overline{CAS}$  active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met,  $\overline{\text{CAS}}$  transitions to inactive for minimum tCP, while  $\overline{\text{RAS}}$  remains low (VIL). The second  $\overline{\text{CAS}}$  active transition while  $\overline{\text{RAS}}$  is low initiates the first page mode cycle (tPC or tPRWC). Either a read, write, or read-write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by tRASP. Page mode operation is ended when  $\overline{\text{RAS}}$  transitions to inactive, coincident with or following  $\overline{\text{CAS}}$  inactive transition.

#### **REFRESH CYCLES**

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM54400A require refresh every 16 milliseconds, while refresh time for the MCM5L4400A is 128 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM54400A, and 124.8 microseconds for the MCM5L4400A. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM54400A and 128 milliseconds on the MCM5L4400A.

A normal read, write, or read-write operation to the RAM will refresh all the bits (4096) associated with the particular row decodes. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

# RAS-Only Refresh

 $\overline{RAS}$ -only refresh consists of  $\overline{RAS}$  transition to active, latching the row address to be refreshed, while  $\overline{CAS}$  remains high (VIH) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

# CAS Before RAS Refresh

 $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh is enabled by bringing  $\overline{\text{CAS}}$  active before  $\overline{\text{RAS}}$ . This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).  $\overline{\text{W}}$  must be inactive for time twrp before and time twrh after  $\overline{\text{RAS}}$  active transition to prevent switching the device into a **test mode cycle**.

#### Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding  $\overline{\text{CAS}}$  active at the end of a read or write cycle, while  $\overline{\text{RAS}}$  cycles inactive for tRP and back to active, starts the hidden refresh. This is essentially the execution of a  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh from a cycle in progress (see Figure 1).  $\overline{\text{W}}$  is subject to the same conditions with respect to  $\overline{\text{RAS}}$  active transition (to prevent test mode entry) as in  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh.

# **CAS BEFORE RAS REFRESH COUNTER TEST**

The internal refresh counter of this device can be tested with a  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycles, as indicated by the check data written in each row. See  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh counter test cycle timing diagram.

The test can be performed after a minimum of eight **CAS** before **RAS** initialization cycles. Test procedure:

- 1. Write "0"s into all memory cells with normal write mode.
- Select a column address, read "0" out and write "1" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- Read the "1"s which were written in step 2 in normal read mode.
- 4. Using the same starting column address as in step 2, read "1" out and write "0" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- Read "0"s which were written in step 4 in normal read mode
- 6. Repeat steps 1 to 5 using complement data.




Figure 1. Hidden Refresh Cycle

#### **TEST MODE**

The internal organization of this device (512K x 8) allows it to be tested as if it were a 512K x 4 DRAM. Nineteen of the twenty addresses are used when operating the device in test mode. Column address A0 is ignored by the device in test mode. A test mode cycle reads and/or writes data to a bit in each of eight 512K blocks (B0 – B7) in parallel. External data out is determined by the internal test mode logic of

the device. See following truth table and test mode block diagram.

W, CAS before RAS timing puts the device in Test Mode as shown in the test mode timing diagram. A CAS before RAS or a RAS-only refresh cycle puts the device back into normal mode. Refresh is performed in test mode by using a W, CAS before RAS refresh cycle which uses internal refresh address counter.

#### **TEST MODE TRUTH TABLE**

D	B0, B1	B2, B3	B4, B5	B6, B7	Q
0 1	0 1	0 1	0 1	0 1	1 1
-		Any (	Other		0

# TEST MODE AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{Unless Otherwise Noted})$ 


### READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symb	ool		0A-60 0A-60		0A-70 0A-70		0A-80 0A-80		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	<sup>t</sup> RELREL	<sup>t</sup> RC	115	_	135	_	155	_	ns	5
Fast Page Mode Cycle Time	†CELCEL	tPC	50	_	50	_	55	_	ns	
Access Time from RAS	<sup>t</sup> RELQV	<sup>t</sup> RAC	_	65	_	75	_	85	ns	6, 7
Access Time from CAS	<sup>t</sup> CELQV	<sup>t</sup> CAC	_	25	_	25	_	25	ns	6, 8
Access Time from Column Address	tAVQV	tAA	_	35	_	40	_	45	ns	6, 9
Access Time from Precharge CAS	<sup>t</sup> CEHQV	<sup>t</sup> CPA	_	45	_	45	_	50	ns	6
RAS Pulse Width	<sup>t</sup> RELREH	<sup>t</sup> RAS	65	10 k	75	10 k	85	10 k	ns	
RAS Pulse Width (Fast Page Mode)	<sup>t</sup> RELREH	<sup>t</sup> RASP	65	200 k	75	200 k	85	200 k	ns	
RAS Hold Time	<sup>t</sup> CELREH	<sup>t</sup> RSH	25	_	25	_	25	_	ns	
CAS Hold Time	<sup>t</sup> RELCEH	<sup>t</sup> CSH	65	_	75	_	85	_	ns	
CAS Precharge to RAS Hold Time	<sup>t</sup> CEHREH	<sup>t</sup> RHCP	45	_	45	_	50	_	ns	
CAS Pulse Width	<sup>t</sup> CELCEH	<sup>t</sup> CAS	25	10 k	25	10 k	25	10 k	ns	
Column Address to RAS Lead Time	<sup>t</sup> AVREH	<sup>t</sup> RAL	35	_	40	_	45	_	ns	


#### NOTES:

- 1. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IH</sub> and V<sub>IH</sub>) in a monotonic manner.
- 4. AC measurements  $t_T = 5.0$  ns.
- 5. The specifications for  $t_{RC}$  (min) and  $t_{RWC}$  (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C  $\leq$   $T_{A} \leq$  70°C) is ensured.
- 6. Measured with a current load equivalent to 2 TTL ( $-200\,\mu\text{A}$ , + 4 mA) loads and 100 pF with the data output trip points set at  $V_{OH}$  = 2.0 V and  $V_{OL}$  = 0.8 V.
- 7. Assumes that  $t_{RCD} \le t_{RCD}$  (max).
- 8. Assumes that  $t_{RCD} \ge t_{RCD}$  (max).
- 9. Assumes that t<sub>RAD</sub> ≥ t<sub>RAD</sub> (max).


# WRITE, CAS BEFORE RAS REFRESH CYCLE (TEST MODE ENTRY) (G and A0 – A9 are Don't Care)




# TEST MODE — READ CYCLE $(\overline{G} = Low)$




# TEST MODE — EARLY WRITE CYCLE




# TEST MODE — FAST PAGE MODE READ CYCLE (G = Low)




# TEST MODE — FAST PAGE MODE EARLY WRITE CYCLE



# **TEST MODE BLOCK DIAGRAM**




# **ORDERING INFORMATION** (Order by Full Part Number)



Full Part Numbers —	MCM54400AN60 MCM54400AN70 MCM54400AN80	MCM54400AN60R2 MCM54400AN70R2 MCM54400AN80R2	MCM54400AT60 MCM54400AT70 MCM54400AT80	MCM54400AT60R2 MCM54400AT70R2 MCM54400AT80R2
	MCM5L4400AN60	MCM5L4400AN60R2	MCM5L4400AT60	MCM5L4400AT60R2
	MCM5L4400AN70	MCM5L4400AN70R2	MCM5L4400AT70	MCM5L4400AT70R2
	MCM5L4400AN80	MCM5L4400AN80R2	MCM5L4400AT80	MCM5L4400AT80R2

# **PACKAGE DIMENSIONS**

**N PACKAGE** 300 MIL SOJ **CASE 822-03** 





#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
- Y14.5M, 1982
  2. CONTROLLING DIMENSION: INCH.
  3. DIMENSION A & B DO NOT INCLUDE MOLD PROTRUSION. MOLD PROTRUSION SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
  4. DIM R TO BE DETERMINED AT DATUM .-T..
  5. FOR LEAD IDENTIFICATION PURPOSES, PIN POSITIONS 6, 7, 8, 19, 20, & 21 ARE NOT USED.
  6. 822-01 AND -02 OBSOLETE, NEW STANDARD 822-03.


	MILLIM	ETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	17.02	17.27	0.670	0.680	
В	7.50	7.74	0.295	0.305	
С	3.26	3.75	0.128	0.148	
D	0.39	0.50	0.015	0.020	
E	2.24	2.48	0.088	0.098	
F	0.67	0.81	0.026	0.032	
G	1.27	BSC	0.050 BSC		
Н	_	0.50	_	0.020	
K	0.89	1.14	0.035	0.045	
L	2.54	BSC	0.100	BSC	
M	0°	10°	0°	10°	
N	0.89	1.14	0.035	0.045	
P	8.39	8.63	0.330	0.340	
R	6.61	6.98	0.260	0.275	
S	0.77	1.01	0.030	0.040	

# **T PACKAGE** 300 MIL TSOP **CASE 892-01**





**SECTION B-B** 




#### NOTES:

- 1. DIMENSIONS AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCH.
  3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION
- IS 0.006 (0.15) PER SIDE.

  4. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSIONS. ALLOWABLE PROTRUSION IS 0.007 (0.18). TOTAL. IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.671	0.679	17.05	17.25	
В	0.296	0.304	7.52	7.72	
С	_	0.050	_	1.27	
D	0.013	0.019	0.33	0.48	
F	0.013	0.017	0.33	0.43	
G	0.050	BSC	1.27	BSC	
J	0.005	0.008	0.12	0.20	
K	0.016	0.023	0.41	0.58	
L	0.001	0.007	0.02	0.18	
N	0.004	0.006	0.11	0.16	
R	0.100	BSC	2.54	BSC	
S	0.356	0.370	9.05	9.39	
Т	0.004	0.004 REF		REF	
٧	0.004	REF	0.10 REF		
w	Λ°	5°	N٥	5°	



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and 🛂 are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

### Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



