- **Excellent Price/Performance Digital Signal Processors (DSPs): TMS320C67x™ (TMS320C6711 and TMS320C6711B)**
  - **Eight 32-Bit Instructions/Cycle**
  - **C6211, C6211B, C6711, and C6711B are Pin-Compatible**
  - **100-, 150-MHz Clock Rates**
  - **10-, 6.7-ns Instruction Cycle Time**
  - **600, 900 MFLOPS**

- **VelociTI™ Advanced Very Long Instruction Word (VLIW) C67x™ DSP Core (C6711/11B)**
  - **Eight Highly Independent Functional Units:**
    - **Four ALUs (Floating- and Fixed-Point)**
    - **Two ALUs (Fixed-Point)**
    - **Two Multipliers (Floating- and Fixed-Point)**
  - **Load-Store Architecture With 32 32-Bit General-Purpose Registers**
  - **Instruction Packing Reduces Code Size**
  - **All Instructions Conditional**

- **Instruction Set Features**
  - **Hardware Support for IEEE Single-Precision and Double-Precision Instructions**
  - **Byte-Addressable (8-, 16-, 32-Bit Data)**
  - **8-Bit Overflow Protection**
  - **Saturation**
  - **Bit-Field Extract, Set, Clear**
  - **Bit-Counting**
  - **Normalization**

- **L1/L2 Memory Architecture**
  - **32K-Bit (4K-Byte) L1P Program Cache (Direct Mapped)**
  - **32K-Bit (4K-Byte) L1D Data Cache (2-Way Set-Associative)**
  - **512K-Bit (64K-Byte) L2 Unified Mapped RAM/Cache (Flexible Data/Program Allocation)**

- **Device Configuration**
  - **Boot Mode: HPI, 8-, 16-, and 32-Bit ROM Boot**
  - **Endianness: Little Endian, Big Endian**

- **32-Bit External Memory Interface (EMIF)**
  - **Glueless Interface to Asynchronous Memories: SRAM and EPROM**
  - **Glueless Interface to Synchronous Memories: SDRAM and SBSRAM**
  - **512M-Byte Total Addressable External Memory Space**

- **Enhanced Direct-Memory-Access (EDMA) Controller (16 Independent Channels)**

- **16-Bit Host-Port Interface (HPI)**
  - **Access to Entire Memory Map**

- **Two Multichannel Buffered Serial Ports (McBSPs)**
  - **Direct Interface to T1/E1, MVIP, SCSA Framers**
  - **ST-Bus-Switching Compatible**
  - **Up to 256 Channels Each**
  - **AC97-Compatible**
  - **Serial-Peripheral-Interface (SPI) Compatible (Motorola™)**

- **Two 32-Bit General-Purpose Timers**

- **Flexible Phase-Locked-Loop (PLL) Clock Generator**

- **IEEE-1149.1 (JTAG†) Boundary-Scan-Compatible**

- **256-Pin Ball Grid Array (BGA) Package (GFN Suffix)**

- **0.18-μm/5-Level Metal Process**
  - **CMOS Technology**

- **3.3-V I/Os, 1.8-V Internal**

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TMS320C67x, VelociTI, and C67x are trademarks of Texas Instruments.
Motorola is a trademark of Motorola, Inc.
All trademarks are the property of their respective owners.
† IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.

Copyright © 2001, Texas Instruments Incorporated

![Texas Instruments logo]

TMS320C6711, TMS320C6711B
FLOATING-POINT DIGITAL SIGNAL PROCESSORS

Table of Contents

GFN BGA package (bottom view)

GFN 256-PIN BALL GRID ARRAY (BGA) PACKAGE
(BOTTOM VIEW)

![TEXAS INSTRUMENTS]

POST OFFICE BOX 1443 ● HOUSTON, TEXAS 77251–1443

description

The TMS320C67x™ DSPs (including the TMS320C6711/C6711B devices) compose the floating-point DSP family in the TMS320C6000™ DSP platform. The TMS320C6711 (C6711) and TMS320C6711B (C6711B) devices are based on the high-performance, advanced VelociTI™ very-long-instruction-word (VLIW) architecture developed by Texas Instruments (TI), making these DSPs an excellent choice for multichannel and multifunction applications.

With performance of up to 900 million floating-point operations per second (MFLOPS) at a clock rate of 150 MHz, the C6711/C6711B device also offers cost-effective solutions to high-performance DSP programming challenges. The C6711/C6711B DSP possesses the operational flexibility of high-speed controllers and the numerical capability of array processors. This processor has 32 general-purpose registers of 32-bit word length and eight highly independent functional units. The eight functional units provide four floating-/fixed-point ALUs, two fixed-point ALUs, and two floating-/fixed-point multipliers. The C6711/C6711B can produce two MACs per cycle for a total of 300 MMACS. The C6711/C6711B DSP also has application-specific hardware logic, on-chip memory, and additional on-chip peripherals.

The C6711/C6711B uses a two-level cache-based architecture and has a powerful and diverse set of peripherals. The Level 1 program cache (L1P) is a 32-Kbit direct mapped cache and the Level 1 data cache (L1D) is a 32-Kbit 2-way set-associative cache. The Level 2 memory/cache (L2) consists of a 512-Kbit memory space that is shared between program and data space. L2 memory can be configured as mapped memory, cache, or combinations of the two.The peripheral set includes two multichannel buffered serial ports (McBSPs), two general-purpose timers, a host-port interface (HPI), and a glueless external memory interface (EMIF) capable of interfacing to SDRAM, SBSRAM and asynchronous peripherals.

The C6711/C6711B has a complete set of development tools which includes: a new C compiler, an assembly optimizer to simplify programming and scheduling, and a Windows™ debugger interface for visibility into source code execution.

TMS320C6000 is a trademark of Texas Instruments.
Windows is a registered trademark of the Microsoft Corporation.

TEXAS INSTRUMENTS

device characteristics

Table 1 provides an overview of the C6711/C6711B DSP. The table shows significant features of each device, including the capacity of on-chip RAM, the peripherals, the execution time, and the package type with pin count. For more details on the C6000™ DSP device part numbers and part numbering, see Table 17 and Figure 4.

Table 1. Characteristics of the C6711/C6711B Processors

HARDWARE FEATURES		C6711 (FLOATING-POINT DSP)	C6711B (FLOATING-POINT DSP)
Peripherals	EMIF (Clock source = ECLKIN)	1	1
	EDMA (Internal clock source = CPU clock frequency)	1	1
	HPI	1	1
	McBSPs (Internal clock source = CPU/2 clock frequency)	2	2
	32-Bit Timers (Internal clock source = CPU/4 clock frequency)	2	2
On-Chip Memory	Size (Bytes)	72K	72K
	Organization	4K-Byte (4KB) L1 Program (L1P) Cache 4KB L1 Data (L1D) Cache 64KB Unified Mapped RAM/Cache (L2)	4K-Byte (4KB) L1 Program (L1P) Cache 4KB L1 Data (L1D) Cache 64KB Unified Mapped RAM/Cache (L2)
CPU ID+ CPU Rev ID	Control Status Register (CSR.[31:16])	0x0202	0x0202
Frequency	MHz	150, 100	150, 100
Cycle Time	ns	6.7 ns (C6711-150) 10 ns (C6711-100)	6.7 ns (C6711B-150) 10 ns (C6711B-100) 10 ns (C6711BGFNA-100)
Voltage	Core (V)	1.8	1.8
	I/O (V)	3.3	3.3
PLL Options	CLKIN frequency multiplier	Bypass (x1), x4	Bypass (x1), x4
BGA Package	27 x 27 mm	256-Pin BGA (GFN)	256-Pin BGA (GFN)
Process Technology	μm	0.18 μm	0.18 μm
Product Status Product Preview (PP) Advance Information (AI) Production Data (PD)		PD	PD

C6000 is a trademark of Texas Instruments.

TEXAS INSTRUMENTS

POST OFFICE BOX 1443 ● HOUSTON, TEXAS 77251–1443

device compatibility

The TMS320C6211/C6211B and C6711/C6711B devices are pin-compatible and have the same peripheral set; thus, making new system designs easier and providing faster time to market. The following list summarizes the device characteristic differences among the C6211, C6211B, C6711, and C6711B devices:

- The C6211 and C6211B devices have a fixed-point C62x CPU, while the C6711 and C6711B devices have a floating-point C67x CPU.

- The C6211/C6211B device runs at -167 and -150 MHz clock speeds (with a C6211BGFNA extended temperature device that also runs at -150 MHz), while the C6711/C6711B device runs at -150 and -100 MHz (with a C6711BGFNA extended temperature device that also runs at -100 MHz).

For a more detailed discussion on the similarities/differences between the C6211 and C6711 devices, see the *How to Begin Development Today with the TMS320C6211 DSP* and *How to Begin Development with the TMS320C6711 DSP* application reports (literature number SPRA474 and SPRA522, respectively).

TEXAS
INSTRUMENTS

functional block and CPU (DSP core) diagram

† In addition to fixed-point instructions, these functional units execute floating-point instructions.

CPU (DSP core) description

The CPU fetches VelociTI™ advanced very-long instruction words (VLIW) (256 bits wide) to supply up to eight 32-bit instructions to the eight functional units during every clock cycle. The VelociTI™ VLIW architecture features controls by which all eight units do not have to be supplied with instructions if they are not ready to execute. The first bit of every 32-bit instruction determines if the next instruction belongs to the same execute packet as the previous instruction, or whether it should be executed in the following clock as a part of the next execute packet. Fetch packets are always 256 bits wide; however, the execute packets can vary in size. The variable-length execute packets are a key memory-saving feature, distinguishing the C67x CPU from other VLIW architectures.

The CPU features two sets of functional units. Each set contains four units and a register file. One set contains functional units .L1, .S1, .M1, and .D1; the other set contains units .D2, .M2, .S2, and .L2. The two register files each contain 16 32-bit registers for a total of 32 general-purpose registers. The two sets of functional units, along with two register files, compose sides A and B of the CPU (see the functional block and CPU diagram and Figure 1). The four functional units on each side of the CPU can freely share the 16 registers belonging to that side. Additionally, each side features a single data bus connected to all the registers on the other side, by which the two sets of functional units can access data from the register files on the opposite side. While register access by functional units on the same side of the CPU as the register file can service all the units in a single clock cycle, register access using the register file across the CPU supports one read and one write per cycle.

The C67x CPU executes all C62x instructions. In addition to C62x fixed-point instructions, the six out of eight functional units (.L1, .S1, .M1, .M2, .S2, and .L2) also execute floating-point instructions. The remaining two functional units (.D1 and .D2) also execute the new LDDW instruction which loads 64 bits per CPU side for a total of 128 bits per cycle.

Another key feature of the C67x CPU is the load/store architecture, where all instructions operate on registers (as opposed to data in memory). Two sets of data-addressing units (.D1 and .D2) are responsible for all data transfers between the register files and the memory. The data address driven by the .D units allows data addresses generated from one register file to be used to load or store data to or from the other register file. The C67x CPU supports a variety of indirect addressing modes using either linear- or circular-addressing modes with 5- or 15-bit offsets. All instructions are conditional, and most can access any one of the 32 registers. Some registers, however, are singled out to support specific addressing or to hold the condition for conditional instructions (if the condition is not automatically "true"). The two .M functional units are dedicated for multiplies. The two .S and .L functional units perform a general set of arithmetic, logical, and branch functions with results available every clock cycle.

The processing flow begins when a 256-bit-wide instruction fetch packet is fetched from a program memory. The 32-bit instructions destined for the individual functional units are "linked" together by "1" bits in the least significant bit (LSB) position of the instructions. The instructions that are "chained" together for simultaneous execution (up to eight in total) compose an execute packet. A "0" in the LSB of an instruction breaks the chain, effectively placing the instructions that follow it in the next execute packet. If an execute packet crosses the fetch-packet boundary (256 bits wide), the assembler places it in the next fetch packet, while the remainder of the current fetch packet is padded with NOP instructions. The number of execute packets within a fetch packet can vary from one to eight. Execute packets are dispatched to their respective functional units at the rate of one per clock cycle and the next 256-bit fetch packet is not fetched until all the execute packets from the current fetch packet have been dispatched. After decoding, the instructions simultaneously drive all active functional units for a maximum execution rate of eight instructions every clock cycle. While most results are stored in 32-bit registers, they can be subsequently moved to memory as bytes or half-words as well. All load and store instructions are byte-, half-word, or word-addressable.

CPU (DSP core) description (continued)

† In addition to fixed-point instructions, these functional units execute floating-point instructions.

Figure 1. TMS320C67x™ CPU (DSP Core) Data Paths

memory map summary

Table 2 shows the memory map address ranges of the C6711/C6711B devices. Internal memory is always located at address 0 and can be used as both program and data memory. The C6711/C6711B configuration registers for the common peripherals are located at the same hex address ranges. The external memory address ranges in the C6711/C6711B devices begin at the address location 0x8000 0000.

Table 2. TMS320C6711/C6711B Memory Map Summary

MEMORY BLOCK DESCRIPTION	BLOCK SIZE (BYTES)	HEX ADDRESS RANGE
Internal RAM (L2)	64K	0000 0000 – 0000 FFFF
Reserved	24M – 64K	0001 0000 – 017F FFFF
External Memory Interface (EMIF) Registers	256K	0180 0000 – 0183 FFFF
L2 Registers	256K	0184 0000 – 0187 FFFF
HPI Registers	256K	0188 0000 – 018B FFFF
McBSP 0 Registers	256K	018C 0000 – 018F FFFF
McBSP 1 Registers	256K	0190 0000 – 0193 FFFF
Timer 0 Registers	256K	0194 0000 – 0197 FFFF
Timer 1 Registers	256K	0198 0000 – 019B FFFF
Interrupt Selector Registers	256K	019C 0000 – 019F FFFF
EDMA RAM and EDMA Registers	256K	01A0 0000 – 01A3 FFFF
Reserved	6M – 256K	01A4 0000 – 01FF FFFF
QDMA Registers	52	0200 0000 – 0200 0033
Reserved	736M – 52	0200 0034 – 2FFF FFFF
McBSP 0/1 Data	256M	3000 0000 – 3FFF FFFF
Reserved	1G	4000 0000 – 7FFF FFFF
EMIF CE0[†]	256M	8000 0000 – 8FFF FFFF
EMIF CE1[†]	256M	9000 0000 – 9FFF FFFF
EMIF CE2[†]	256M	A000 0000 – AFFF FFFF
EMIF CE3[†]	256M	B000 0000 – BFFF FFFF
Reserved	1G	C000 0000 – FFFF FFFF

[†] The number of EMIF address pins (EA[21:2]) limits the maximum addressable memory (SDRAM) to 128MB per CE space. To get 256MB of addressable memory, additional general-purpose output pin or external logic is required.

peripheral register descriptions

Table 3 through Table 13 identify the peripheral registers for the C6711/C6711B device by their register names, acronyms, and hex address or hex address range. For more detailed information on the register contents, bit names, and their descriptions, see the *TMS320C6000 Peripherals Reference Guide* (literature number SPRU190).

Table 3. EMIF Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME
0180 0000	GBLCTL	EMIF global control
0180 0004	CECTL1	EMIF CE1 space control
0180 0008	CECTL0	EMIF CE0 space control
0180 000C	–	Reserved
0180 0010	CECTL2	EMIF CE2 space control
0180 0014	CECTL3	EMIF CE3 space control
0180 0018	SDCTL	EMIF SDRAM control
0180 001C	SDTIM	EMIF SDRAM refresh control
0180 0020	SDEXT	EMIF SDRAM extension
0180 0024 – 0183 FFFF	–	Reserved

Table 4. L2 Cache Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME
0184 0000	CCFG	Cache configuration register
0184 4000	L2FBAR	L2 flush base address register
0184 4004	L2FWC	L2 flush word count register
0184 4010	L2CBAR	L2 clean base address register
0184 4014	L2CWC	L2 clean word count register
0184 4020	L1PFBAR	L1P flush base address register
0184 4024	L1PFWC	L1P flush word count register
0184 4030	L1DFBAR	L1D flush base address register
0184 4034	L1DFWC	L1D flush word count register
0184 5000	L2FLUSH	L2 flush register
0184 5004	L2CLEAN	L2 clean register
0184 8200	MAR0	Controls CE0 range 8000 0000 – 80FF FFFF
0184 8204	MAR1	Controls CE0 range 8100 0000 – 81FF FFFF
0184 8208	MAR2	Controls CE0 range 8200 0000 – 82FF FFFF
0184 820C	MAR3	Controls CE0 range 8300 0000 – 83FF FFFF
0184 8240	MAR4	Controls CE1 range 9000 0000 – 90FF FFFF
0184 8244	MAR5	Controls CE1 range 9100 0000 – 91FF FFFF
0184 8248	MAR6	Controls CE1 range 9200 0000 – 92FF FFFF
0184 824C	MAR7	Controls CE1 range 9300 0000 – 93FF FFFF
0184 8280	MAR8	Controls CE2 range A000 0000 – A0FF FFFF
0184 8284	MAR9	Controls CE2 range A100 0000 – A1FF FFFF
0184 8288	MAR10	Controls CE2 range A200 0000 – A2FF FFFF
0184 828C	MAR11	Controls CE2 range A300 0000 – A3FF FFFF
0184 82C0	MAR12	Controls CE3 range B000 0000 – B0FF FFFF
0184 82C4	MAR13	Controls CE3 range B100 0000 – B1FF FFFF
0184 82C8	MAR14	Controls CE3 range B200 0000 – B2FF FFFF
0184 82CC	MAR15	Controls CE3 range B300 0000 – B3FF FFFF
0184 82D0 – 0187 FFFF	–	Reserved

![Texas Instruments logo]

POST OFFICE BOX 1443 ● HOUSTON, TEXAS 77251–1443

peripheral register descriptions (continued)

Table 5. EDMA Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME
01A0 FF9C – 01A0 FFDC	–	Reserved
01A0 FFE0	PQSR	Priority queue status register
01A0 FFE4	CIPR	Channel interrupt pending register
01A0 FFE8	CIER	Channel interrupt enable register
01A0 FFEC	CCER	Channel chain enable register
01A0 FFF0	ER	Event register
01A0 FFF4	EER	Event enable register
01A0 FFF8	ECR	Event clear register
01A0 FFFC	ESR	Event set register
01A1 0000 – 01A3 FFFF	–	Reserved

Table 6. EDMA Parameter RAM†

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME
01A0 0000 – 01A0 0017	–	Parameters for Event 0 (6 words)
01A0 0018 – 01A0 002F	–	Parameters for Event 1 (6 words)
01A0 0030 – 01A0 0047	–	Parameters for Event 2 (6 words)
01A0 0048 – 01A0 005F	–	Parameters for Event 3 (6 words)
01A0 0060 – 01A0 0077	–	Parameters for Event 4 (6 words)
01A0 0078 – 01A0 008F	–	Parameters for Event 5 (6 words)
01A0 0090 – 01A0 00A7	–	Parameters for Event 6 (6 words)
01A0 00A8 – 01A0 00BF	–	Parameters for Event 7 (6 words)
01A0 00C0 – 01A0 00D7	–	Parameters for Event 8 (6 words)
01A0 00D8 – 01A0 00EF	–	Parameters for Event 9 (6 words)
01A0 00F0 – 01A0 00107	–	Parameters for Event 10 (6 words)
01A0 0108 – 01A0 011F	–	Parameters for Event 11 (6 words)
01A0 0120 – 01A0 0137	–	Parameters for Event 12 (6 words)
01A0 0138 – 01A0 014F	–	Parameters for Event 13 (6 words)
01A0 0150 – 01A0 0167	–	Parameters for Event 14 (6 words)
01A0 0168 – 01A0 017F	–	Parameters for Event 15 (6 words)
01A0 0180 – 01A0 0197	–	Reload/link parameters for Event M (6 words)
01A0 0198 – 01A0 01AF	–	Reload/link parameters for Event N (6 words)
...		...
01A0 07E0 – 01A0 07F7	–	Reload/link parameters for Event Z (6 words)
01A0 07F8 – 01A0 07FF	–	Scratch pad area (2 words)

† The C6711/C6711B device has sixty-nine parameter sets [six (6) words each] that can be used to reload/link EDMA transfers.

peripheral register descriptions (continued)

Table 7. Quick DMA (QDMA) and Pseudo Registers†

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME
0200 0000	QOPT	QDMA options parameter register
0200 0004	QSRC	QDMA source address register
0200 0008	QCNT	QDMA frame count register
0200 000C	QDST	QDMA destination address register
0200 0010	QIDX	QDMA index register
0200 0014 – 0200 001C	–	Reserved
0200 0020	QSOPT	QDMA pseudo options register
0200 0024	QSSRC	QDMA pseudo source address register
0200 0028	QSCNT	QDMA pseudo frame count register
0200 002C	QSDST	QDMA pseudo destination address register
0200 0030	QSIDX	QDMA pseudo index register

† All the QDMA and Pseudo registers are write-accessible only

Table 8. Interrupt Selector Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	COMMENTS
019C 0000	MUXH	Interrupt multiplexer high	Selects which interrupts drive CPU interrupts 10–15 (INT10–INT15)
019C 0004	MUXL	Interrupt multiplexer low	Selects which interrupts drive CPU interrupts 4–9 (INT04–INT09)
019C 0008	EXTPOL	External interrupt polarity	Sets the polarity of the external interrupts (EXT_INT4–EXT_INT7)
019C 000C – 019F FFFF	–	Reserved	

peripheral register descriptions (continued)

Table 9. McBSP 0 Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	COMMENTS
018C 0000	DRR0	McBSP0 data receive register via Peripheral Bus	The CPU and DMA/EDMA controller can only read this register; they cannot write to it.
0x3000 0000 – 0x33FF FFFF	DRR0	McBSP0 data receive register via EDMA Bus	
018C 0004	DXR0	McBSP0 data transmit register via Peripheral Bus	
0x3000 0000 – 0x33FF FFFF	DXR0	McBSP0 data transmit register via EDMA Bus	
018C 0008	SPCR0	McBSP0 serial port control register	
018C 000C	RCR0	McBSP0 receive control register	
018C 0010	XCR0	McBSP0 transmit control register	
018C 0014	SRGR0	McBSP0 sample rate generator register	
018C 0018	MCR0	McBSP0 multichannel control register	
018C 001C	RCER0	McBSP0 receive channel enable register	
018C 0020	XCER0	McBSP0 transmit channel enable register	
018C 0024	PCR0	McBSP0 pin control register	
018C 0028 – 018F FFFF	–	Reserved	

Table 10. McBSP 1 Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	COMMENTS
0190 0000	DRR1	Data receive register via Peripheral Bus	The CPU and DMA/EDMA controller can only read this register; they cannot write to it.
0x3400 0000 – 0x37FF FFFF	DRR1	McBSP1 data receive register via EDMA Bus	
0190 0004	DXR1	McBSP1 data transmit register via Peripheral Bus	
0x3400 0000 – 0x37FF FFFF	DXR1	McBSP1 data transmit register via EDMA Bus	
0190 0008	SPCR1	McBSP1 serial port control register	
0190 000C	RCR1	McBSP1 receive control register	
0190 0010	XCR1	McBSP1 transmit control register	
0190 0014	SRGR1	McBSP1 sample rate generator register	
0190 0018	MCR1	McBSP1 multichannel control register	
0190 001C	RCER1	McBSP1 receive channel enable register	
0190 0020	XCER1	McBSP1 transmit channel enable register	
0190 0024	PCR1	McBSP1 pin control register	
0190 0028 – 0193 FFFF	–	Reserved	

peripheral register descriptions (continued)

Table 11. Timer 0 Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	COMMENTS
0194 0000	CTL0	Timer 0 control register	Determines the operating mode of the timer, monitors the timer status, and controls the function of the TOUT pin.
0194 0004	PRD0	Timer 0 period register	Contains the number of timer input clock cycles to count. This number controls the TSTAT signal frequency.
0194 0008	CNT0	Timer 0 counter register	Contains the current value of the incrementing counter.
0194 000C – 0197 FFFF	–	Reserved	

Table 12. Timer 1 Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	COMMENTS
0198 0000	CTL1	Timer 1 control register	Determines the operating mode of the timer, monitors the timer status, and controls the function of the TOUT pin.
0198 0004	PRD1	Timer 1 period register	Contains the number of timer input clock cycles to count. This number controls the TSTAT signal frequency.
0198 0008	CNT1	Timer 1 counter register	Contains the current value of the incrementing counter.
0198 000C – 019B FFFF	–	Reserved	

Table 13. HPI Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	COMMENTS
–	HPID	HPI data register	Host read/write access only
–	HPIA	HPI address register	Host read/write access only
0188 0000	HPIC	HPI control register	Both Host/CPU read/write access
0188 0001 – 018B FFFF	–	Reserved	

PWRD bits in CPU CSR register description

Table 14 identifies the PWRD field (bits 15–10) in the CPU CSR register. These bits control the device power-down modes. For more detailed information on the PWRD bit field of the CPU CSR register, see the *TMS320C6000 Peripherals Reference Guide* (literature number SPRU190).

Table 14. PWRD field bits in the CPU CSR Register

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	COMMENTS
–	CSR	Control status register	The PWRD field (bits 15–10 in the CPU CSR) controls the device power-down modes. Accessible by writing a value to the CSR register.

EDMA channel synchronization events

The C67x EDMA supports up to 16 EDMA channels. Four of the sixteen channels (channels 8–11) are reserved for EDMA chaining, leaving 12 EDMA channels available to service peripheral devices. Table 15 lists the source of synchronization events associated with each of the programmable EDMA channels. For the C6711/11B, the association of an event to a channel is fixed; each of the EDMA channels has one specific event associated with it. For more detailed information on the EDMA module, associated channels, and event-transfer chaining, see the EDMA Controller chapter of the *TMS320C6000 Peripherals Reference Guide* (literature number SPRU190).

Table 15. TMS320C6711/C6711B EDMA Channel Synchronization Events

EDMA CHANNEL	EVENT NAME	EVENT DESCRIPTION
0	DSP_INT	Host-port interface (HPI)-to-DSP interrupt
1	TINT0	Timer 0 interrupt
2	TINT1	Timer 1 interrupt
3	SD_INT	EMIF SDRAM timer interrupt
4	EXT_INT4	External interrupt pin 4
5	EXT_INT5	External interrupt pin 5
6	EXT_INT6	External interrupt pin 6
7	EXT_INT7	External interrupt pin 7
8[†]	EDMA_TCC8	EDMA transfer complete code (TCC) 1000b interrupt
9[†]	EDMA_TCC9	EDMA TCC 1001b interrupt
10[†]	EDMA_TCC10	EDMA TCC 1010b interrupt
11[†]	EDMA_TCC11	EDMA TCC 1011b interrupt
12	XEVT0	McBSP0 transmit event
13	REVT0	McBSP0 receive event
14	XEVT1	McBSP1 transmit event
15	REVT1	McBSP1 receive event

[†] EDMA channels 8 through 11 are used for transfer chaining only. For more detailed information on event-transfer chaining, see the EDMA Controller chapter of the *TMS320C6000 Peripherals Reference Guide* (literature number SPRU190).

interrupt sources and interrupt selector

The C67x DSP core supports 16 prioritized interrupts, which are listed in Table 16. The highest-priority interrupt is INT_00 (dedicated to RESET) while the lowest-priority interrupt is INT_15. The first four interrupts (INT_00–INT_03) are non-maskable and fixed. The remaining interrupts (INT_04–INT_15) are maskable and default to the interrupt source specified in Table 16. The interrupt source for interrupts 4–15 can be programmed by modifying the selector value (binary value) in the corresponding fields of the Interrupt Selector Control registers: MUXH (address 0x019C0000) and MUXL (address 0x019C0004).

Table 16. C6711/C6711B DSP Interrupts

CPU INTERRUPT NUMBER	INTERRUPT SELECTOR CONTROL REGISTER	SELECTOR VALUE (BINARY)	INTERRUPT EVENT	INTERRUPT SOURCE
INT_00[†]	–	–	RESET	
INT_01[†]	–	–	NMI	
INT_02[†]	–	–	Reserved	Reserved. Do not use.
INT_03[†]	–	–	Reserved	Reserved. Do not use.
INT_04[‡]	MUXL[4:0]	00100	EXT_INT4	External interrupt pin 4
INT_05[‡]	MUXL[9:5]	00101	EXT_INT5	External interrupt pin 5
INT_06[‡]	MUXL[14:10]	00110	EXT_INT6	External interrupt pin 6
INT_07[‡]	MUXL[20:16]	00111	EXT_INT7	External interrupt pin 7
INT_08[‡]	MUXL[25:21]	01000	EDMA_INT	EDMA channel (0 through 15) interrupt
INT_09[‡]	MUXL[30:26]	01001	Reserved	None, but programmable
INT_10[‡]	MUXH[4:0]	00011	SD_INT	EMIF SDRAM timer interrupt
INT_11[‡]	MUXH[9:5]	01010	Reserved	None, but programmable
INT_12[‡]	MUXH[14:10]	01011	Reserved	None, but programmable
INT_13[‡]	MUXH[20:16]	00000	DSP_INT	Host-port interface (HPI)-to-DSP interrupt
INT_14[‡]	MUXH[25:21]	00001	TINT0	Timer 0 interrupt
INT_15[‡]	MUXH[30:26]	00010	TINT1	Timer 1 interrupt
–	–	01100	XINT0	McBSP0 transmit interrupt
–	–	01101	RINT0	McBSP0 receive interrupt
–	–	01110	XINT1	McBSP1 transmit interrupt
–	–	01111	RINT1	McBSP1 receive interrupt
–	–	10000 – 11111	Reserved	Reserved. Do not use.

[†] Interrupts INT_00 through INT_03 are non-maskable and fixed.

[‡] Interrupts INT_04 through INT_15 are programmable by modifying the binary selector values in the Interrupt Selector Control registers fields. Table 16 shows the default interrupt sources for interrupts INT_04 through INT_15. For more detailed information on interrupt sources and selection, see the Interrupt Selector and External Interrupts chapter of the *TMS320C6000 Peripherals Reference Guide* (literature number SPRU190).

signal groups description

Figure 2. CPU (DSP Core) and Peripheral Signals

signal groups description (continued)

Figure 3. Peripheral Signals

Terminal Functions

SIGNAL NAME	NO.	TYPE†	IPD/ IPU‡	DESCRIPTION
colspan CLOCK/PLL				
CLKIN	A3	I	IPD	Clock Input
CLKOUT1	D7	O	IPD	Clock output at device speed
CLKOUT2	Y12	O	IPD	Clock output at half of device speed
CLKMODE0	C4	I	IPU	Clock mode select • Selects whether the CPU clock frequency = input clock frequency x4 or x1
PLLV§	A4	A¶		PLL analog V_{CC} connection for the low-pass filter
PLLG§	C6	A¶		PLL analog GND connection for the low-pass filter
PLLF	B5	A¶		PLL low-pass filter connection to external components and a bypass capacitor
colspan JTAG EMULATION				
TMS	B7	I	IPU	JTAG test-port mode select
TDO	A8	O/Z	IPU	JTAG test-port data out
TDI	A7	I	IPU	JTAG test-port data in
TCK	A6	I	IPU	JTAG test-port clock
$\overline{TRST}$	B6	I	IPD	JTAG test-port reset
EMU5	B12	I/O/Z	IPU	Emulation pin 5. Reserved for future use, leave unconnected.
EMU4	C11	I/O/Z	IPU	Emulation pin 4. Reserved for future use, leave unconnected.
EMU3	B10	I/O/Z	IPU	Emulation pin 3. Reserved for future use, leave unconnected.
EMU2	D10	I/O/Z	IPU	Emulation pin 2. Reserved for future use, leave unconnected.
EMU1	B9	I/O/Z	IPU	Emulation pin 1#
EMU0	D9	I/O/Z	IPU	Emulation pin 0#
colspan RESETS AND INTERRUPTS				
$\overline{RESET}$	A13	I	IPU	Device reset
NMI	C13	I	IPD	Nonmaskable interrupt • Edge-driven (rising edge)
EXT_INT7	E3	I	IPU	External interrupts • Edge-driven • Polarity independently selected via the External Interrupt Polarity Register bits (EXTPOL.[3:0])
EXT_INT6	D2			
EXT_INT5	C1			
EXT_INT4	C2			
colspan HOST-PORT INTERFACE (HPI)				
$\overline{HINT}$	J20	O	IPU	Host interrupt (from DSP to host)
HCNTL1	G19	I	IPU	Host control – selects between control, address, or data registers
HCNTL0	G18	I	IPU	Host control – selects between control, address, or data registers
HHWIL	H20	I	IPU	Host half-word select – first or second half-word (not necessarily high or low order)
HR/$\overline{W}$	G20	I	IPU	Host read or write select

† I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground

‡ IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-kΩ IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-kΩ resistor should be used.)

§ PLLV and PLLG are not part of external voltage supply or ground. See the CLOCK/PLL documentation for information on how to connect these pins.

¶ A = Analog signal (PLL Filter)

The EMU0 and EMU1 pins are internally pulled up with 30-kΩ resistors; therefore, for emulation and normal operation, no external pullup/pulldown resistors are necessary. However, for boundary scan operation, pull down the EMU1 and EMU0 pins with a dedicated 1-kΩ resistor.

TEXAS INSTRUMENTS

POST OFFICE BOX 1443 ● HOUSTON, TEXAS 77251–1443

Terminal Functions (Continued)

SIGNAL NAME	NO.	TYPE†	IPD/ IPU‡	DESCRIPTION
HOST-PORT INTERFACE (HPI) (CONTINUED)				
HD15	B14		IPU	Host-port data
HD14	C14		IPU	• Used for transfer of data, address, and control
HD13	A15		IPU	• Also controls initialization of DSP modes at reset via pullup/pulldown resistors
HD12	C15		IPU	– Device Endian mode
HD11	A16		IPU	HD8: 0 – Big Endian
HD10	B16		IPU	1 – Little Endian
HD9	C16		IPU	– Boot mode
HD8	B17	I/O/Z	IPU	HD[4:3]: 00 – HPI boot
HD7	A18		IPU	01 – 8-bit ROM boot with default timings
HD6	C17		IPU	10 – 16-bit ROM boot with default timings
HD5	B18		IPU	11 – 32-bit ROM boot with default timings
HD4	C19		IPD	
HD3	C20		IPU	
HD2	D18		IPU	
HD1	D20		IPU	
HD0	E20		IPU	
$\overline{\text{HAS}}$	E18	I	IPU	Host address strobe
$\overline{\text{HCS}}$	F20	I	IPU	Host chip select
$\overline{\text{HDS1}}$	E19	I	IPU	Host data strobe 1
$\overline{\text{HDS2}}$	F18	I	IPU	Host data strobe 2
$\overline{\text{HRDY}}$	H19	O	IPD	Host ready (from DSP to host)
EMIF – CONTROL SIGNALS COMMON TO ALL TYPES OF MEMORY				
$\overline{\text{CE3}}$	V6	O/Z	IPU	Memory space enables
$\overline{\text{CE2}}$	W6	O/Z	IPU	• Enabled by bits 28 through 31 of the word address
$\overline{\text{CE1}}$	W18	O/Z	IPU	• Only one asserted during any external data access
$\overline{\text{CE0}}$	V17	O/Z	IPU	
$\overline{\text{BE3}}$	V5	O/Z	IPU	Byte-enable control
$\overline{\text{BE2}}$	Y4	O/Z	IPU	• Decoded from the two lowest bits of the internal address
$\overline{\text{BE1}}$	U19	O/Z	IPU	• Byte-write enables for most types of memory
$\overline{\text{BE0}}$	V20	O/Z	IPU	• Can be directly connected to SDRAM read and write mask signal (SDQM)

† I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground

‡ IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-kΩ IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-kΩ resistor should be used.)

TEXAS INSTRUMENTS

Terminal Functions (Continued)

SIGNAL NAME	NO.	TYPE†	IPD/ IPU‡	DESCRIPTION
colspan EMIF – BUS ARBITRATION				
HOLDA	J18	O	IPU	Hold-request-acknowledge to the host
HOLD	J17	I	IPU	Hold request from the host
BUSREQ	J19	O	IPU	Bus request output
colspan EMIF – ASYNCHRONOUS/SYNCHRONOUS DRAM/SYNCHRONOUS BURST SRAM MEMORY CONTROL				
ECLKIN	Y11	I	IPD	EMIF input clock
ECLKOUT	Y10	O	IPD	EMIF output clock (based on ECLKIN)
ARE/SDCAS/ SSADS	V11	O/Z	IPU	Asynchronous memory read enable/SDRAM column-address strobe/SBSRAM address strobe
AOE/SDRAS/ SSOE	W10	O/Z	IPU	Asynchronous memory output enable/SDRAM row-address strobe/SBSRAM output enable
AWE/SDWE/ SSWE	V12	O/Z	IPU	Asynchronous memory write enable/SDRAM write enable/SBSRAM write enable
ARDY	Y5	I	IPU	Asynchronous memory ready input
colspan EMIF – ADDRESS				
EA21	U18			
EA20	Y18			
EA19	W17			
EA18	Y16			
EA17	V16			
EA16	Y15			
EA15	W15			
EA14	Y14			
EA13	W14			
EA12	V14			
EA11	W13	O/Z	IPU	External address (word address)
EA10	V10			
EA9	Y9			
EA8	V9			
EA7	Y8			
EA6	W8			
EA5	V8			
EA4	W7			
EA3	V7			
EA2	Y6			

† I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground
‡ IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-kΩ IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-kΩ resistor should be used.)

![Texas Instruments logo]

POST OFFICE BOX 1443 ● HOUSTON, TEXAS 77251–1443

Terminal Functions (Continued)

SIGNAL NAME	NO.	TYPE†	IPD/ IPU‡	DESCRIPTION
colspan="5" align="center"	**EMIF – DATA**
ED31	N3			
ED30	P3			
ED29	P2			
ED28	P1			
ED27	R2			
ED26	R3			
ED25	T2			
ED24	T1			
ED23	U3			
ED22	U1			
ED21	U2			
ED20	V1			
ED19	V2			
ED18	Y3			
ED17	W4			
ED16	V4			
ED15	T19	I/O/Z	IPU	External data
ED14	T20			
ED13	T18			
ED12	R20			
ED11	R19			
ED10	P20			
ED9	P18			
ED8	N20			
ED7	N19			
ED6	N18			
ED5	M20			
ED4	M19			
ED3	L19			
ED2	L18			
ED1	K19			
ED0	K18			

† I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground
‡ IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-kΩ IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-kΩ resistor should be used.)

TEXAS INSTRUMENTS

Terminal Functions (Continued)

SIGNAL NAME	NO.	TYPE†	IPD/IPU‡	DESCRIPTION
TIMER 1				
TOUT1	F1	O	IPD	Timer 1 or general-purpose output
TINP1	F2	I	IPD	Timer 1 or general-purpose input
TIMER 0				
TOUT0	G1	O	IPD	Timer 0 or general-purpose output
TINP0	G2	I	IPD	Timer 0 or general-purpose input
MULTICHANNEL BUFFERED SERIAL PORT 1 (McBSP1)				
CLKS1	E1	I	IPD	External clock source (as opposed to internal)
CLKR1	M1	I/O/Z	IPD	Receive clock
CLKX1	L3	I/O/Z	IPD	Transmit clock
DR1	M2	I	IPU	Receive data
DX1	L2	O/Z	IPU	Transmit data
FSR1	M3	I/O/Z	IPD	Receive frame sync
FSX1	L1	I/O/Z	IPD	Transmit frame sync
MULTICHANNEL BUFFERED SERIAL PORT 0 (McBSP0)				
CLKS0	K3	I	IPD	External clock source (as opposed to internal)
CLKR0	H3	I/O/Z	IPD	Receive clock
CLKX0	G3	I/O/Z	IPD	Transmit clock
DR0	J1	I	IPU	Receive data
DX0	H2	O/Z	IPU	Transmit data
FSR0	J3	I/O/Z	IPD	Receive frame sync
FSX0	H1	I/O/Z	IPD	Transmit frame sync
RESERVED FOR TEST				
RSV0	C12	O	IPU	Reserved (leave unconnected, *do not* connect to power or ground)
RSV1	D12	O	IPU	Reserved (leave unconnected, *do not* connect to power or ground)
RSV2	A5	O	IPU	Reserved (leave unconnected, *do not* connect to power or ground)
RSV3	D3	O		Reserved (leave unconnected, *do not* connect to power or ground)
RSV4	N2	O		Reserved (leave unconnected, *do not* connect to power or ground)
RSV5	Y20	O		Reserved (leave unconnected, *do not* connect to power or ground)

† I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground

‡ IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-kΩ IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-kΩ resistor should be used.)

Terminal Functions (Continued)

SIGNAL NAME	NO.	TYPE†	DESCRIPTION
			SUPPLY VOLTAGE PINS
DV$_{DD}$	A17	S	3.3-V supply voltage
	B3		
	B8		
	B13		
	C5		
	C10		
	D1		
	D16		
	D19		
	F3		
	H18		
	J2		
	M18		
	N1		
	R1		
	R18		
	T3		
	U5		
	U7		
	U12		
	U16		
	V13		
	V15		
	V19		
	W3		
	W9		
	W12		
	Y7		
	Y17		
CV$_{DD}$	A9	S	1.8-V supply voltage
	A10		
	A12		
	B2		
	B19		
	C3		
	C7		
	C18		
	D5		
	D6		
	D11		
	D14		

† I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground

Terminal Functions (Continued)

SIGNAL NAME	NO.	TYPE†	DESCRIPTION
			SUPPLY VOLTAGE PINS (CONTINUED)
CV$_{DD}$	D15	S	1.8-V supply voltage
	F4		
	F17		
	K1		
	K4		
	K17		
	L4		
	L17		
	L20		
	R4		
	R17		
	U6		
	U10		
	U11		
	U14		
	U15		
	V3		
	V18		
	W2		
	W19		
			GROUND PINS
V$_{SS}$	A1	GND	Ground pins
	A2		
	A11		
	A14		
	A19		
	A20		
	B1		
	B4		
	B11		
	B15		
	B20		
	C8		
	C9		
	D4		
	D8		
	D13		
	D17		
	E2		

† I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground

Terminal Functions (Continued)

SIGNAL NAME	NO.	TYPE†	DESCRIPTION
\multicolumn GROUND PINS (CONTINUED)			
V_{SS}	E4	GND	Ground pins
	E17		
	F19		
	G4		
	G17		
	H4		
	H17		
	J4		
	K2		
	K20		
	M4		
	M17		
	N4		
	N17		
	P4		
	P17		
	P19		
	T4		
	T17		
	U4		
	U8		
	U9		
	U13		
	U17		
	U20		
	W1		
	W5		
	W11		
	W16		
	W20		
	Y1		
	Y2		
	Y13		
	Y19		

† I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground

development support

TI offers an extensive line of development tools for the TMS320C6000™ DSP platform, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules.

The following products support development of C6000™ DSP-based applications:

Software Development Tools:
Code Composer Studio™ Integrated Development Environment (IDE): including Editor
C/C++/Assembly Code Generation, and Debug plus additional development tools
Scalable, Real-Time Foundation Software (DSP/BIOS™), which provides the basic run-time target software needed to support any DSP application.

Hardware Development Tools:
Extended Development System (XDS™) Emulator (supports C6000™ DSP multiprocessor system debug)
EVM (Evaluation Module)

The *TMS320 DSP Development Support Reference Guide* (SPRU011) contains information about development-support products for all TMS320™ DSP family member devices, including documentation. See this document for further information on TMS320™ DSP documentation or any TMS320™ DSP support products from Texas Instruments. An additional document, the *TMS320 Third-Party Support Reference Guide* (SPRU052), contains information about TMS320™ DSP-related products from other companies in the industry. To receive TMS320™ DSP literature, contact the Literature Response Center at 800/477-8924.

For a complete listing of development-support tools for the TMS320C6000™ DSP platform, visit the Texas Instruments web site on the Worldwide Web at http://www.ti.com uniform resource locator (URL) and select "Find Development Tools". For device-specific tools, under "Semiconductor Products", select "Digital Signal Processors", choose a product family, and select the particular DSP device. For information on pricing and availability, contact the nearest TI field sales office or authorized distributor.

Code Composer Studio, DSP/BIOS, XDS, and TMS320 are trademarks of Texas Instruments.

TEXAS INSTRUMENTS

device and development-support tool nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all TMS320™ DSP devices and support tools. Each TMS320™ DSP commercial family member has one of three prefixes: TMX, TMP, or TMS. Texas Instruments recommends two of three possible prefix designators for support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMX / TMDX) through fully qualified production devices/tools (TMS / TMDS).

Device development evolutionary flow:

TMX   Experimental device that is not necessarily representative of the final device's electrical specifications

TMP   Final silicon die that conforms to the device's electrical specifications but has not completed quality and reliability verification

TMS   Fully qualified production device

Support tool development evolutionary flow:

TMDX   Development-support product that has not yet completed Texas Instruments internal qualification testing.

TMDS   Fully qualified development-support product

TMX and TMP devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

TMS devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (TMX or TMP) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, GFN), the temperature range (for example, blank is the default commercial temperature range), and the device speed range in megahertz (for example, -150 is 150 MHz).

Figure 4 provides a legend for reading the complete device name for any TMS3206000™ DSP family member.

device and development-support tool nomenclature (continued)

Table 17. TMS320C6711/C6711B Device Part Numbers (P/Ns) and Ordering Information

DEVICE ORDERABLE P/N	DEVICE SPEED	CV$_{DD}$ (CORE VOLTAGE)	DV$_{DD}$ (I/O VOLTAGE)	OPERATING CASE TEMPERATURE RANGE
C6711				
TMS320C6711GFN150	150 MHz/900 MFLOPS	1.8 V	3.3 V	0°C to 90°C
TMS320C6711GFN100	100 MHz/600 MFLOPS	1.8 V	3.3 V	0°C to 90°C
C6711B				
TMS320C6711BGFN150	150 MHz/900 MFLOPS	1.8 V	3.3 V	0°C to 90°C
TMS320C6711BGFN100	100 MHz/600 MFLOPS	1.8 V	3.3 V	0°C to 90°C
TMS320C6711BGFNA100	100 MHz/600 MFLOPS	1.8 V	3.3 V	−40°C to105°C

```
                     TMS  320   C  6711  GFN  ( )   150
```

PREFIX
TMX = Experimental device
TMP = Prototype device
TMS = Qualified device
SMJ = MIL-PRF-38535, QML
SM = High Rel (non-38535)

DEVICE FAMILY
320 = TMS320™ DSP family

TECHNOLOGY
C = CMOS

DEVICE SPEED RANGE

100 MHz	200 MHz
120 MHz	233 MHz
150 MHz	250 MHz
167 MHz	300 MHz

TEMPERATURE RANGE (DEFAULT: 0°C TO 90°C)
Blank = 0°C to 90°C, commercial temperature
A = −40°C to 105°C, extended temperature

PACKAGE TYPE†
GFN = 256-pin plastic BGA
GGP = 352-pin plastic BGA
GJC = 352-pin plastic BGA
GJL = 352-pin plastic BGA
GLS = 384-pin plastic BGA
GLW = 340-pin plastic BGA
GHK = 288-pin plastic MicroStar BGA™

DEVICE
C6000 DSP:

6201	6204	6414	6711
6202	6205	6415	6711B
6202B	6211	6416	6712
6203B	6211B	6701	
6203C			

† BGA = Ball Grid Array

Figure 4. TMS320C6000™ DSP Device Nomenclature (Including the TMS320C6711 and TMS320C6711B Devices)

![Texas Instruments logo] **TEXAS INSTRUMENTS**

POST OFFICE BOX 1443 ● HOUSTON, TEXAS 77251–1443

documentation support

Extensive documentation supports all TMS320™ DSP family generations of devices from product announcement through applications development. The types of documentation available include: data sheets, such as this document, with design specifications; complete user's reference guides for all devices and tools; technical briefs; development-support tools; on-line help; and hardware and software applications. The following is a brief, descriptive list of support documentation specific to the C6000™ DSP devices:

The *TMS320C6000 CPU and Instruction Set Reference Guide* (literature number SPRU189) describes the C6000™ CPU (DSP core) architecture, instruction set, pipeline, and associated interrupts.

The *TMS320C6000 Peripherals Reference Guide* (literature number SPRU190) describes the functionality of the peripherals available on the C6000™ DSP platform of devices, such as the external memory interface (EMIF), host-port interface (HPI), multichannel buffered serial ports (McBSPs), direct-memory-access (DMA), enhanced direct-memory-access (EDMA) controller, expansion bus (XB), clocking and phase-locked loop (PLL); and power-down modes. This guide also includes information on internal data and program memories.

The *TMS320C6000 Technical Brief* (literature number SPRU197) gives an introduction to the TMS320C62x™/TMS320C67x™ devices, associated development tools, and third-party support.

The tools support documentation is electronically available within the Code Composer Studio™ Integrated Development Environment (IDE). For a complete listing of C6000™ DSP latest documentation, visit the Texas Instruments web site on the Worldwide Web at http://www.ti.com uniform resource locator (URL).

See the Worldwide Web URL for the application reports *How To Begin Development Today with the TMS320C6211 DSP* (literature number SPRA474) and *How To Begin Development with the TMS320C6711 DSP* (literature number SPRA522), which describe in more detail the similarities/differences between the C6211 and C6711 C6000™ DSP devices.

TMS320C62x is a trademark of Texas Instruments.

**TEXAS
INSTRUMENTS**

clock PLL

All of the internal C67x™ clocks are generated from a single source through the CLKIN pin. This source clock either drives the PLL, which multiplies the source clock in frequency to generate the internal CPU clock, or bypasses the PLL to become the internal CPU clock.

To use the PLL to generate the CPU clock, the external PLL filter circuit must be properly designed. Figure 5 shows the external PLL circuitry for either x1 (PLL bypass) or x4 PLL multiply modes. Figure 6 shows the external PLL circuitry for a system with ONLY x1 (PLL bypass) mode.

To minimize the clock jitter, a single clean power supply should power both the C67x™ device and the external clock oscillator circuit. Noise coupling into PLLF will directly impact PLL clock jitter. The minimum CLKIN rise and fall times should also be observed. For the input clock timing requirements, see the *input and output clocks* electricals section.

Rise/fall times, duty cycles (high/low pulse durations), and the load capacitance of the external clock source must meet the DSP requirements in this data sheet (see the *electrical characteristics over recommended ranges of suppy voltage and operating case temperature* table and the *input and output clocks* electricals section). Table 18 lists some examples of compatible CLKIN external clock sources:

Table 18. Compatible CLKIN External Clock Sources

COMPATIBLE PARTS FOR EXTERNAL CLOCK SOURCES (CLKIN)	PART NUMBER	MANUFACTURER
Oscillators	JITO-2	Fox Electronix
	STA series, ST4100 series	SaRonix Corporation
	SG-636	Epson America
	342	Corning Frequency Control
PLL	MK1711-S, ICS525-02	Integrated Circuit Systems

Available Multiply Factors		
CLKMODE0	PLL Multiply Factors	CPU Clock Frequency f(CPUCLOCK)
0	x1(BYPASS)	1 x f(CLKIN)
1	x4	4 x f(CLKIN)

(For C1, C2, and R1 values, see Table 19.)

NOTES: A. Keep the lead length and the number of vias between the PLLF pin, the PLLG pin, and R1, C1, and C2 to a minimum. In addition, place all PLL external components (R1, C1, C2, C3, C4, and the EMI Filter) as close to the C6000 device as possible. For the best performance, TI recommends that all the PLL external components be on a single side of the board without jumpers, switches, or components other than the ones shown.
   B. For reduced PLL jitter, maximize the spacing between switching signals and the PLL external components (R1, C1, C2, C3, C4, and the EMI filter).
   C. The 3.3-V supply for the EMI filter must be from the same 3.3-V power plane supplying the I/O voltage, DV_{DD}.
   D. EMI filter manufacturer: TDK part number ACF451832-333, 223, 153, 103. Panasonic part number EXCCET103U.

Figure 5. External PLL Circuitry for Either PLL x4 Mode or x1 (Bypass) Mode

TEXAS INSTRUMENTS

POST OFFICE BOX 1443 ● HOUSTON, TEXAS 77251–1443

clock PLL (continued)

NOTES: A. For a system with ONLY PLL x1 (bypass) mode, short the PLLF terminal to the PLLG terminal.
       B. The 3.3-V supply for the EMI filter must be from the same 3.3-V power plane supplying the I/O voltage, DV_{DD}.

Figure 6. External PLL Circuitry for x1 (Bypass) Mode Only

Table 19. C6711/C6711B PLL Component Selection

CLKMODE	CLKIN RANGE (MHz)	CPU CLOCK FREQUENCY (CLKOUT1) RANGE (MHz)	CLKOUT2 RANGE (MHz)	R1 [±1%] (Ω)	C1 [±10%] (nF)	C2 [±10%] (pF)	TYPICAL LOCK TIME (μs)[†]
x4	16.3–41.6	65–167	32.5–83	60.4	27	560	75

[†] Under some operating conditions, the maximum PLL lock time may vary as much as 150% from the specified typical value. For example, if the typical lock time is specified as 100 μs, the maximum value may be as long as 250 μs.

power-supply sequencing

TI DSPs do not require specific power sequencing between the core supply and the I/O supply. However, systems should be designed to ensure that neither supply is powered up for extended periods of time if the other supply is below the proper operating voltage.

system-level design considerations

System-level design considerations, such as bus contention, may require supply sequencing to be implemented. In this case, the core supply should be powered up at the same time as, or prior to (and powered down after), the I/O buffers. This is to ensure that the I/O buffers receive valid inputs from the core before the output buffers are powered up, thus, preventing bus contention with other chips on the board.

power-supply design considerations

For systems using the C6000™ DSP platform of devices, the core supply may be required to provide in excess of 2 A per DSP until the I/O supply is powered up. This extra current condition is a result of uninitialized logic within the DSP(s) and is corrected once the CPU sees an internal clock pulse. With the PLL enabled, as the I/O supply is powered on, a clock pulse is produced stopping the extra current draw from the supply. With the PLL disabled, as many as five external clock cycle pulses may be required to stop this extra current draw. A normal current state returns once the I/O power supply is turned on and the CPU sees a clock pulse. Decreasing the amount of time between the core supply power up and the I/O supply power up can minimize the effects of this current draw.

A dual-power supply with simultaneous sequencing, such as available with TPS563xx controllers or PT69xx plug-in power modules, can be used to eliminate the delay between core and I/O power up [see the *Using the TPS56300 to Power DSPs* application report (literature number SLVA088)]. A Schottky diode can also be used to tie the core rail to the I/O rail, effectively pulling up the I/O power supply to a level that can help initialize the logic within the DSP.

Core and I/O supply voltage regulators should be located close to the DSP (or DSP array) to minimize inductance and resistance in the power delivery path. Additionally, when designing for high-performance applications utilizing the C6000™ platform of DSPs, the PC board should include separate power planes for core, I/O, and ground, all bypassed with high-quality low-ESL/ESR capacitors.

TEXAS
INSTRUMENTS

POST OFFICE BOX 1443 ● HOUSTON, TEXAS 77251–1443

absolute maximum ratings over operating case temperature range (unless otherwise noted)†

Supply voltage range, CV_{DD} (see Note 1) .... − 0.3 V to 2.3 V
Supply voltage range, DV_{DD} (see Note 1) .... −0.3 V to 4 V
Input voltage range .... −0.3 V to 4 V
Output voltage range .... −0.3 V to 4 V
Operating case temperature ranges, T_C: (default) .... 0°C to 90°C
                          (A version) [C6711BGFNA only] .... −40°C to105°C
Storage temperature range, T_{stg} .... −65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to V_{SS}.

recommended operating conditions

			MIN	NOM	MAX	UNIT
CV_{DD}	Supply voltage, Core		1.71	1.8	1.89	V
DV_{DD}	Supply voltage, I/O		3.14	3.3	3.46	V
V_{SS}	Supply ground		0	0	0	V
V_{IH}	High-level input voltage		2			V
V_{IL}	Low-level input voltage				0.8	V
I_{OH}	High-level output current	All signals except CLKOUT1, CLKOUT2, and ECLKOUT			−4	mA
		CLKOUT1, CLKOUT2, and ECLKOUT			−8	mA
I_{OL}	Low-level output current	All signals except CLKOUT1, CLKOUT2, and ECLKOUT			4	mA
		CLKOUT1, CLKOUT2, and ECLKOUT			8	mA
T_C	Operating case temperature	Default	0		90	°C
		A version (C6711BGFNA only)	−40		105	°C

electrical characteristics over recommended ranges of supply voltage and operating case temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS‡	MIN	TYP	MAX	UNIT
V_{OH}	High-level output voltage	DV_{DD} = MIN, I_{OH} = MAX	2.4			V
V_{OL}	Low-level output voltage	DV_{DD} = MIN, I_{OL} = MAX			0.4	V
I_I	Input current	V_I = V_{SS} to DV_{DD}			±150	uA
I_{OZ}	Off-state output current	V_O = DV_{DD} or 0 V			±10	uA
I_{DD2V}	Supply current, CPU + CPU memory access§	C6711, CV_{DD} = NOM, CPU clock = 150 MHz		410		mA
		C6711B, CV_{DD} = NOM, CPU clock = 150 MHz		410		mA
I_{DD2V}	Supply current, peripherals§	C6711, CV_{DD} = NOM, CPU clock = 150 MHz		220		mA
		C6711B, CV_{DD} = NOM, CPU clock = 150 MHz		220		mA
I_{DD3V}	Supply current, I/O pins§	C6711, DV_{DD} = NOM, CPU clock = 150 MHz		60		mA
		C6711B, DV_{DD} = NOM, CPU clock = 150 MHz		60		mA
C_i	Input capacitance				7	pF
C_o	Output capacitance				7	pF

‡ For test conditions shown as MIN, MAX, or NOM, use the appropriate value specified in the recommended operating conditions table.
§ Measured with average activity (50% high/50% low power). For more details on CPU, peripheral, and I/O activity, refer to the *TMS320C6000 Power Consumption Summary* application report (literature number SPRA486).

PARAMETER MEASUREMENT INFORMATION

Where: I_{OL} = 2 mA
        I_{OH} = 2 mA
        V_{comm} = 0.8 V
        C_T = 10–15-pF typical load-circuit capacitance

Figure 7. Test Load Circuit for AC Timing Measurements

signal transition levels

All input and output timing parameters are referenced to 1.5 V for both "0" and "1" logic levels.

V_{ref} = 1.5 V

Figure 8. Input and Output Voltage Reference Levels for ac Timing Measurements

All rise and fall transition timing parameters are referenced to V_{IL} MAX and V_{IH} MIN for input clocks, and V_{OL} MAX and V_{OH} MIN for output clocks.

V_{ref} = V_{IH} MIN (or V_{OH} MIN)

V_{ref} = V_{IL} MAX (or V_{OL} MAX)

Figure 9. Rise and Fall Transition Time Voltage Reference Levels

PARAMETER MEASUREMENT INFORMATION (CONTINUED)

timing parameters and board routing analysis

The timing parameter values specified in this data sheet do *not* include delays by board routings. As a good board design practice, such delays must *always* be taken into account. Timing values may be adjusted by increasing/decreasing such delays. TI recommends utilizing the available I/O buffer information specification (IBIS) models to analyze the timing characteristics correctly. If needed, external logic hardware such as buffers may be used to compensate any timing differences. For example:

- In typical boards with the C6711B commercial temperature device, the routing delay improves the external memory's ability to meet the DSP's EMIF data input hold time requirement [$t_{h(EKOH-EDV)}$].

- In some boards with the C6711BGFNA extended temperature device, the routing delay improves the external memory's ability to meet the DSP's EMIF data input hold time requirement [$t_{h(EKOH-EDV)}$]. In addition, it may be necessary to add an extra delay to the input clock of the external memory to robustly meet the DSP's data input hold time requirement. If the extra delay approach is used, memory bus frequency adjustments may be needed to ensure the DPS's input setup time requirement [$t_{su(EDV-EKOH)}$] is still maintained.

For inputs, timing is most impacted by the round-trip propagation delay from the DSP to the external device and from the external device to the DSP. This round-trip delay tends to negatively impact the input setup time margin, but also tends to improve the input hold time margins (see Table 20 and Figure 10).

Figure 10 represents a general transfer between the DSP and an external device. The figure also represents board route delays and how they are perceived by the DSP and the external device.

PARAMETER MEASUREMENT INFORMATION (CONTINUED)

Table 20. IBIS Timing Parameters Example (see Figure 10)

NO.	DESCRIPTION
1	Clock route delay
2	Minimum DSP hold time
3	Minimum DSP setup time
4	External device hold time requirement
5	External device setup time requirement
6	Control signal route delay
7	External device hold time
8	External device access time
9	DSP hold time requirement
10	DSP setup time requirement
11	Data route delay

† Control signals include data for Writes.
‡ Data signals are generated during Reads from an external device.

Figure 10. IBIS Input/Output Timings

INPUT AND OUTPUT CLOCKS

timing requirements for CLKIN†‡ (see Figure 11)

NO.			−100				−150				UNIT
			CLKMODE = x4		CLKMODE = x1		CLKMODE = x4		CLKMODE = x1		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
1	$t_{c(CLKIN)}$	Cycle time, CLKIN	40		10		26.7		6.7		ns
2	$t_{w(CLKINH)}$	Pulse duration, CLKIN high	0.4C		0.45C		0.4C		0.45C		ns
3	$t_{w(CLKINL)}$	Pulse duration, CLKIN low	0.4C		0.45C		0.4C		0.45C		ns
4	$t_{t(CLKIN)}$	Transition time, CLKIN		5		1		5		1	ns

† The reference points for the rise and fall transitions are measured at V_{IL} MAX and V_{IH} MIN.
‡ C = CLKIN cycle time in ns. For example, when CLKIN frequency is 40 MHz, use C = 25 ns.

Figure 11. CLKIN Timings

INPUT AND OUTPUT CLOCKS (CONTINUED)

switching characteristics over recommended operating conditions for CLKOUT1[†‡§] (see Figure 12)

NO.	PARAMETER		−100 −150				UNIT
			CLKMODE = x4		CLKMODE = x1		
			MIN	MAX	MIN	MAX	
1	$t_{c(CKO1)}$	Cycle time, CLKOUT1	P − 0.7	P + 0.7	P − 0.7	P + 0.7	ns
2	$t_{w(CKO1H)}$	Pulse duration, CLKOUT1 high	(P/2) − 0.7	(P/2) + 0.7	PH − 0.7	PH + 0.7	ns
3	$t_{w(CKO1L)}$	Pulse duration, CLKOUT1 low	(P/2) − 0.7	(P/2) + 0.7	PL − 0.7	PL + 0.7	ns
4	$t_{t(CKO1)}$	Transition time, CLKOUT1		2		2	ns

[†] The reference points for the rise and fall transitions are measured at V_{OL} MAX and V_{OH} MIN.
[‡] P = 1/CPU clock frequency in nanoseconds (ns)
[§] PH is the high period of CLKIN in ns and PL is the low period of CLKIN in ns.

Figure 12. CLKOUT1 Timings

switching characteristics over recommended operating conditions for CLKOUT2[†‡] (see Figure 13)

NO.	PARAMETER		−100 −150		UNIT
			MIN	MAX	
1	$t_{c(CKO2)}$	Cycle time, CLKOUT2	2P − 0.7	2P + 0.7	ns
2	$t_{w(CKO2H)}$	Pulse duration, CLKOUT2 high	P − 0.7	P + 0.7	ns
3	$t_{w(CKO2L)}$	Pulse duration, CLKOUT2 low	P − 0.7	P + 0.7	ns
4	$t_{t(CKO2)}$	Transition time, CLKOUT2		2	ns

[†] The reference points for the rise and fall transitions are measured at V_{OL} MAX and V_{OH} MIN.
[‡] P = 1/CPU clock frequency in ns

Figure 13. CLKOUT2 Timings

INPUT AND OUTPUT CLOCKS (CONTINUED)

timing requirements for ECLKIN† (see Figure 14)

NO.			−100 MIN	−100 MAX	−150 MIN	−150 MAX	UNIT
1	$t_{c(EKI)}$	Cycle time, ECLKIN	15		10		ns
2	$t_{w(EKIH)}$	Pulse duration, ECLKIN high	6.8		4.5		ns
3	$t_{w(EKIL)}$	Pulse duration, ECLKIN low	6.8		4.5		ns
4	$t_{t(EKI)}$	Transition time, ECLKIN		2.2		2.2	ns

† The reference points for the rise and fall transitions are measured at V_{IL} MAX and V_{IH} MIN.

Figure 14. ECLKIN Timings

switching characteristics over recommended operating conditions for ECLKOUT‡§¶ (see Figure 15)

NO.		PARAMETER	−100 −150 MIN	MAX	UNIT
1	$t_{c(EKO)}$	Cycle time, ECLKOUT	E − 0.7	E + 0.7	ns
2	$t_{w(EKOH)}$	Pulse duration, ECLKOUT high	EH − 0.7	EH + 0.7	ns
3	$t_{w(EKOL)}$	Pulse duration, ECLKOUT low	EL − 0.7	EL + 0.7	ns
4	$t_{t(EKO)}$	Transition time, ECLKOUT		2	ns
5	$t_{d(EKIH-EKOH)}$	Delay time, ECLKIN high to ECLKOUT high	1	7	ns
6	$t_{d(EKIL-EKOL)}$	Delay time, ECLKIN low to ECLKOUT low	1	7	ns

‡ The reference points for the rise and fall transitions are measured at V_{OL} MAX and V_{OH} MIN.
§ E = ECLKIN period in ns
¶ EH is the high period of ECLKIN in ns and EL is the low period of ECLKIN in ns.

Figure 15. ECLKOUT Timings

ASYNCHRONOUS MEMORY TIMING

timing requirements for asynchronous memory cycles†‡§ (see Figure 16–Figure 17)

NO.			C6711–100		C6711–150		UNIT
			MIN	MAX	MIN	MAX	
3	$t_{su(EDV-AREH)}$	Setup time, EDx valid before $\overline{ARE}$ high	13		9		ns
4	$t_{h(AREH-EDV)}$	Hold time, EDx valid after $\overline{ARE}$ high	1		1		ns
6	$t_{su(ARDY-EKOH)}$	Setup time, ARDY valid before ECLKOUT high	6		3		ns
7	$t_{h(EKOH-ARDY)}$	Hold time, ARDY valid after ECLKOUT high	1		1		ns

NO.			C6711B-100 C6711BGFNA–100		C6711B–150		UNIT
			MIN	MAX	MIN	MAX	
3	$t_{su(EDV-AREH)}$	Setup time, EDx valid before $\overline{ARE}$ high	13		9		ns
4	$t_{h(AREH-EDV)}$	Hold time, EDx valid after $\overline{ARE}$ high	1		1		ns
6	$t_{su(ARDY-EKOH)}$	Setup time, ARDY valid before ECLKOUT high	6		3		ns
7	$t_{h(EKOH-ARDY)}$	Hold time, ARDY valid after ECLKOUT high	2.5		2.5		ns

† To ensure data setup time, simply program the strobe width wide enough. ARDY is internally synchronized. The ARDY signal is recognized in the cycle for which the setup and hold time is met. To use ARDY as an asynchronous input, the pulse width of the ARDY signal should be wide enough (e.g., pulse width = 2E) to ensure setup and hold time is met.

‡ RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold. These parameters are programmed via the EMIF CE space control registers.

§ E = ECLKOUT period in ns

TEXAS
INSTRUMENTS

POST OFFICE BOX 1443 ● HOUSTON, TEXAS 77251–1443

ASYNCHRONOUS MEMORY TIMING (CONTINUED)

switching characteristics over recommended operating conditions for asynchronous memory cycles†‡§ (see Figure 16–Figure 17)

NO.	PARAMETER		C6711–100		C6711–150		UNIT
			MIN	MAX	MIN	MAX	
1	$t_{osu(SELV-AREL)}$	Output setup time, select signals valid to $\overline{ARE}$ low	RS * E – 3		RS * E – 3		ns
2	$t_{oh(AREH-SELIV)}$	Output hold time, $\overline{ARE}$ high to select signals invalid	RH * E – 3		RH * E – 3		ns
5	$t_{d(EKOH-AREV)}$	Delay time, ECLKOUT high to $\overline{ARE}$ vaild	1.5	11	1.5	8	ns
8	$t_{osu(SELV-AWEL)}$	Output setup time, select signals valid to $\overline{AWE}$ low	WS * E – 3		WS * E – 3		ns
9	$t_{oh(AWEH-SELIV)}$	Output hold time, $\overline{AWE}$ high to select signals invalid	WH * E – 3		WH * E – 3		ns
10	$t_{d(EKOH-AWEV)}$	Delay time, ECLKOUT high to $\overline{AWE}$ vaild	1.5	11	1.5	8	ns

NO.	PARAMETER		C6711B–100 C6711BGFNA-100		C6711B–150		UNIT
			MIN	MAX	MIN	MAX	
1	$t_{osu(SELV-AREL)}$	Output setup time, select signals valid to $\overline{ARE}$ low	RS * E – 3		RS * E – 3		ns
2	$t_{oh(AREH-SELIV)}$	Output hold time, $\overline{ARE}$ high to select signals invalid	RH * E – 3		RH * E – 3		ns
5	$t_{d(EKOH-AREV)}$	Delay time, ECLKOUT high to $\overline{ARE}$ vaild	1	11	1	8	ns
8	$t_{osu(SELV-AWEL)}$	Output setup time, select signals valid to $\overline{AWE}$ low	WS * E – 3		WS * E – 3		ns
9	$t_{oh(AWEH-SELIV)}$	Output hold time, $\overline{AWE}$ high to select signals invalid	WH * E – 3		WH * E – 3		ns
10	$t_{d(EKOH-AWEV)}$	Delay time, ECLKOUT high to $\overline{AWE}$ vaild	1	11	1	8	ns

† RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold. These parameters are programmed via the EMIF CE space control registers.
‡ E = ECLKOUT period in ns
§ Select signals include: $\overline{CEx}$, $\overline{BE}[3:0]$, EA[21:2], $\overline{AOE}$; and for writes, include ED[31:0].

ASYNCHRONOUS MEMORY TIMING (CONTINUED)

† AOE/SDRAS/SSOE, ARE/SDCAS/SSADS, and AWE/SDWE/SSWE operate as AOE (identified under select signals), ARE, and AWE, respectively, during asynchronous memory accesses.

Figure 16. Asynchronous Memory Read Timing

ASYNCHRONOUS MEMORY TIMING (CONTINUED)

† AOE/SDRAS/SSOE, ARE/SDCAS/SSADS, and AWE/SDWE/SSWE operate as AOE (identified under select signals), ARE, and AWE, respectively, during asynchronous memory accesses.

Figure 17. Asynchronous Memory Write Timing

SYNCHRONOUS-BURST MEMORY TIMING

timing requirements for synchronous-burst SRAM cycles† (see Figure 18)

NO.			C6711-100		C6711-150		UNIT
			MIN	MAX	MIN	MAX	
6	$t_{su(EDV-EKOH)}$	Setup time, read EDx valid before ECLKOUT high	6		2.5		ns
7	$t_{h(EKOH-EDV)}$	Hold time, read EDx valid after ECLKOUT high	1		1		ns

| NO.			C6711B-100		C6711BGFNA-100 C6711B-150		UNIT
			MIN	MAX	MIN	MAX	
6	$t_{su(EDV-EKOH)}$	Setup time, read EDx valid before ECLKOUT high	6		2.5		ns
7	$t_{h(EKOH-EDV)}$	Hold time, read EDx valid after ECLKOUT high	2.5		2.5		ns

† The C6711 SBSRAM interface takes advantage of the internal burst counter in the SBSRAM. Accesses default to incrementing 4-word bursts, but random bursts and decrementing bursts are done by interrupting bursts in progress. All burst types can sustain continuous data flow.

TEXAS
INSTRUMENTS

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

SYNCHRONOUS-BURST MEMORY TIMING (CONTINUED)

switching characteristics over recommended operating conditions for synchronous-burst SRAM cycles†‡ (see Figure 18 and Figure 19)

NO.	PARAMETER		C6711-100 MIN	C6711-100 MAX	C6711-150 MIN	C6711-150 MAX	UNIT
1	$t_{d(EKOH-CEV)}$	Delay time, ECLKOUT high to CEx valid	1.5	11	1.5	6.5	ns
2	$t_{d(EKOH-BEV)}$	Delay time, ECLKOUT high to BEx valid		11		6.5	ns
3	$t_{d(EKOH-BEIV)}$	Delay time, ECLKOUT high to BEx invalid	1.5		1.5		ns
4	$t_{d(EKOH-EAV)}$	Delay time, ECLKOUT high to EAx valid		11		6.5	ns
5	$t_{d(EKOH-EAIV)}$	Delay time, ECLKOUT high to EAx invalid	1.5		1.5		ns
8	$t_{d(EKOH-ADSV)}$	Delay time, ECLKOUT high to ARE/SDCAS/SSADS valid	1.5	11	1.5	6.5	ns
9	$t_{d(EKOH-OEV)}$	Delay time, ECLKOUT high to, AOE/SDRAS/SSOE valid	1.5	11	1.5	6.5	ns
10	$t_{d(EKOH-EDV)}$	Delay time, ECLKOUT high to EDx valid		11		7	ns
11	$t_{d(EKOH-EDIV)}$	Delay time, ECLKOUT high to EDx invalid	1.5		1.5		ns
12	$t_{d(EKOH-WEV)}$	Delay time, ECLKOUT high to AWE/SDWE/SSWE valid	1.5	11	1.5	6.5	ns

NO.	PARAMETER		C6711B-100 MIN	C6711B-100 MAX	C6711BGFNA-100 MIN	C6711BGFNA-100 MAX	C6711B-150 MIN	C6711B-150 MAX	UNIT
1	$t_{d(EKOH-CEV)}$	Delay time, ECLKOUT high to CEx valid	1	11	1	8.5	1	7.5	ns
2	$t_{d(EKOH-BEV)}$	Delay time, ECLKOUT high to BEx valid		11		8.5		7.5	ns
3	$t_{d(EKOH-BEIV)}$	Delay time, ECLKOUT high to BEx invalid	1		1		1		ns
4	$t_{d(EKOH-EAV)}$	Delay time, ECLKOUT high to EAx valid		11		8.5		7.5	ns
5	$t_{d(EKOH-EAIV)}$	Delay time, ECLKOUT high to EAx invalid	1		1		1		ns
8	$t_{d(EKOH-ADSV)}$	Delay time, ECLKOUT high to ARE/SDCAS/SSADS valid	1	11	1	8.5	1	7.5	ns
9	$t_{d(EKOH-OEV)}$	Delay time, ECLKOUT high to, AOE/SDRAS/SSOE valid	1	11	1	8.5	1	7.5	ns
10	$t_{d(EKOH-EDV)}$	Delay time, ECLKOUT high to EDx valid		11		8.5		7.5	ns
11	$t_{d(EKOH-EDIV)}$	Delay time, ECLKOUT high to EDx invalid	1		1		1		ns
12	$t_{d(EKOH-WEV)}$	Delay time, ECLKOUT high to AWE/SDWE/SSWE valid	1	11	1	8.5	1	7.5	ns

† The C6711 SBSRAM interface takes advantage of the internal burst counter in the SBSRAM. Accesses default to incrementing 4-word bursts, but random bursts and decrementing bursts are done by interrupting bursts in progress. All burst types can sustain continuous data flow.
‡ ARE/SDCAS/SSADS, AOE/SDRAS/SSOE, and AWE/SDWE/SSWE operate as SSADS, SSOE, and SSWE, respectively, during SBSRAM accesses.

TEXAS INSTRUMENTS

SYNCHRONOUS-BURST MEMORY TIMING (CONTINUED)

† $\overline{ARE}/\overline{SDCAS}/\overline{SSADS}$, $\overline{AOE}/\overline{SDRAS}/\overline{SSOE}$, and $\overline{AWE}/\overline{SDWE}/\overline{SSWE}$ operate as $\overline{SSADS}$, $\overline{SSOE}$, and $\overline{SSWE}$, respectively, during SBSRAM accesses.

Figure 18. SBSRAM Read Timing

† $\overline{ARE}/\overline{SDCAS}/\overline{SSADS}$, $\overline{AOE}/\overline{SDRAS}/\overline{SSOE}$, and $\overline{AWE}/\overline{SDWE}/\overline{SSWE}$ operate as $\overline{SSADS}$, $\overline{SSOE}$, and $\overline{SSWE}$, respectively, during SBSRAM accesses.

Figure 19. SBSRAM Write Timing

SYNCHRONOUS DRAM TIMING

timing requirements for synchronous DRAM cycles† (see Figure 20)

NO.			C6711-100		C6711-150		UNIT
			MIN	MAX	MIN	MAX	
6	$t_{su(EDV-EKOH)}$	Setup time, read EDx valid before ECLKOUT high	6		2.5		ns
7	$t_{h(EKOH-EDV)}$	Hold time, read EDx valid after ECLKOUT high	1		1		ns

NO.			C6711B-100		C6711BGFNA-100 C6711B-150		UNIT
			MIN	MAX	MIN	MAX	
6	$t_{su(EDV-EKOH)}$	Setup time, read EDx valid before ECLKOUT high	6		2.5		ns
7	$t_{h(EKOH-EDV)}$	Hold time, read EDx valid after ECLKOUT high	2.5		2.5		ns

† The C6711 SDRAM interface takes advantage of the internal burst counter in the SDRAM. Accesses default to incrementing 4-word bursts, but random bursts and decrementing bursts are done by interrupting bursts in progress. All burst types can sustain continuous data flow.

SYNCHRONOUS DRAM TIMING (CONTINUED)

switching characteristics over recommended operating conditions for synchronous DRAM cycles†‡ (see Figure 20–Figure 26)

NO.	PARAMETER		C6711-100		C6711-150		UNIT
			MIN	MAX	MIN	MAX	
1	$t_{d(EKOH-CEV)}$	Delay time, ECLKOUT high to $\overline{CE}x$ valid	1.5	11	1.5	6.5	ns
2	$t_{d(EKOH-BEV)}$	Delay time, ECLKOUT high to $\overline{BE}x$ valid		11		6.5	ns
3	$t_{d(EKOH-BEIV)}$	Delay time, ECLKOUT high to $\overline{BE}x$ invalid	1.5		1.5		ns
4	$t_{d(EKOH-EAV)}$	Delay time, ECLKOUT high to EAx valid		11		6.5	ns
5	$t_{d(EKOH-EAIV)}$	Delay time, ECLKOUT high to EAx invalid	1.5		1.5		ns
8	$t_{d(EKOH-CASV)}$	Delay time, ECLKOUT high to $\overline{ARE}/\overline{SDCAS}/\overline{SSADS}$ valid	1.5	11	1.5	6.5	ns
9	$t_{d(EKOH-EDV)}$	Delay time, ECLKOUT high to $\overline{ED}x$ valid		11		7	ns
10	$t_{d(EKOH-EDIV)}$	Delay time, ECLKOUT high to $\overline{ED}x$ invalid	1.5		1.5		ns
11	$t_{d(EKOH-WEV)}$	Delay time, ECLKOUT high to $\overline{AWE}/\overline{SDWE}/\overline{SSWE}$ valid	1.5	11	1.5	6.5	ns
12	$t_{d(EKOH-RAS)}$	Delay time, ECLKOUT high to, $\overline{AOE}/\overline{SDRAS}/\overline{SSOE}$ valid	1.5	11	1.5	6.5	ns

NO.	PARAMETER		C6711B-100		C6711BGFNA-100 C6711B-150		UNIT
			MIN	MAX	MIN	MAX	
1	$t_{d(EKOH-CEV)}$	Delay time, ECLKOUT high to $\overline{CE}x$ valid	1	11	1	8	ns
2	$t_{d(EKOH-BEV)}$	Delay time, ECLKOUT high to $\overline{BE}x$ valid		11		8	ns
3	$t_{d(EKOH-BEIV)}$	Delay time, ECLKOUT high to $\overline{BE}x$ invalid	1		1		ns
4	$t_{d(EKOH-EAV)}$	Delay time, ECLKOUT high to EAx valid		11		8	ns
5	$t_{d(EKOH-EAIV)}$	Delay time, ECLKOUT high to EAx invalid	1		1		ns
8	$t_{d(EKOH-CASV)}$	Delay time, ECLKOUT high to $\overline{ARE}/\overline{SDCAS}/\overline{SSADS}$ valid	1	11	1	8	ns
9	$t_{d(EKOH-EDV)}$	Delay time, ECLKOUT high to $\overline{ED}x$ valid		11		8	ns
10	$t_{d(EKOH-EDIV)}$	Delay time, ECLKOUT high to $\overline{ED}x$ invalid	1		1		ns
11	$t_{d(EKOH-WEV)}$	Delay time, ECLKOUT high to $\overline{AWE}/\overline{SDWE}/\overline{SSWE}$ valid	1	11	1	8	ns
12	$t_{d(EKOH-RAS)}$	Delay time, ECLKOUT high to, $\overline{AOE}/\overline{SDRAS}/\overline{SSOE}$ valid	1	11	1	8	ns

† The C6711 SDRAM interface takes advantage of the internal burst counter in the SDRAM. Accesses default to incrementing 4-word bursts, but random bursts and decrementing bursts are done by interrupting bursts in progress. All burst types can sustain continuous data flow.
‡ $\overline{ARE}/\overline{SDCAS}/\overline{SSADS}$, $\overline{AWE}/\overline{SDWE}/\overline{SSWE}$, and $\overline{AOE}/\overline{SDRAS}/\overline{SSOE}$ operate as $\overline{SDCAS}$, $\overline{SDWE}$, and $\overline{SDRAS}$, respectively, during SDRAM accesses.

SYNCHRONOUS DRAM TIMING (CONTINUED)

† $\overline{\text{ARE}}$/$\overline{\text{SDCAS}}$/$\overline{\text{SSADS}}$, $\overline{\text{AWE}}$/$\overline{\text{SDWE}}$/$\overline{\text{SSWE}}$, and $\overline{\text{AOE}}$/$\overline{\text{SDRAS}}$/$\overline{\text{SSOE}}$ operate as $\overline{\text{SDCAS}}$, $\overline{\text{SDWE}}$, and $\overline{\text{SDRAS}}$, respectively, during SDRAM accesses.

**Figure 20. SDRAM Read Command (CAS Latency 3)**

SYNCHRONOUS DRAM TIMING (CONTINUED)

† ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.

Figure 21. SDRAM Write Command

SYNCHRONOUS DRAM TIMING (CONTINUED)

† ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.

Figure 22. SDRAM ACTV Command

† ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.

Figure 23. SDRAM DCAB Command

SYNCHRONOUS DRAM TIMING (CONTINUED)

† ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.

Figure 24. SDRAM DEAC Command

† ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.

Figure 25. SDRAM REFR Command

TEXAS INSTRUMENTS

SYNCHRONOUS DRAM TIMING (CONTINUED)

† $\overline{\text{ARE}}$/$\overline{\text{SDCAS}}$/$\overline{\text{SSADS}}$, $\overline{\text{AWE}}$/$\overline{\text{SDWE}}$/$\overline{\text{SSWE}}$, and $\overline{\text{AOE}}$/$\overline{\text{SDRAS}}$/$\overline{\text{SSOE}}$ operate as $\overline{\text{SDCAS}}$, $\overline{\text{SDWE}}$, and $\overline{\text{SDRAS}}$, respectively, during SDRAM accesses.

Figure 26. SDRAM MRS Command

$\overline{\text{HOLD}}/\overline{\text{HOLDA}}$ TIMING

timing requirements for the $\overline{\text{HOLD}}/\overline{\text{HOLDA}}$ cycles[†] (see Figure 27)

| NO.			−100 −150 MIN	MAX	UNIT
3	$t_{oh(HOLDAL\text{-}HOLDL)}$	Output hold time, $\overline{\text{HOLD}}$ low after $\overline{\text{HOLDA}}$ low	E		ns

† E = ECLKIN period in ns

switching characteristics over recommended operating conditions for the $\overline{\text{HOLD}}/\overline{\text{HOLDA}}$ cycles[†‡] (see Figure 27)

NO.		PARAMETER	−100 −150 MIN	MAX	UNIT
1	$t_{d(HOLDL\text{-}EMHZ)}$	Delay time, $\overline{\text{HOLD}}$ low to EMIF Bus high impedance	2E	§	ns
2	$t_{d(EMHZ\text{-}HOLDAL)}$	Delay time, EMIF Bus high impedance to $\overline{\text{HOLDA}}$ low	0	2E	ns
4	$t_{d(HOLDH\text{-}EMLZ)}$	Delay time, $\overline{\text{HOLD}}$ high to EMIF Bus low impedance	2E	7E	ns
5	$t_{d(EMLZ\text{-}HOLDAH)}$	Delay time, EMIF Bus low impedance to $\overline{\text{HOLDA}}$ high	0	2E	ns

† E = ECLKIN period in ns
‡ EMIF Bus consists of $\overline{\text{CE[3:0]}}$, $\overline{\text{BE[3:0]}}$, ED[31:0], EA[21:2], $\overline{\text{ARE}}/\overline{\text{SDCAS}}/\overline{\text{SSADS}}$, $\overline{\text{AOE}}/\overline{\text{SDRAS}}/\overline{\text{SSOE}}$, and $\overline{\text{AWE}}/\overline{\text{SDWE}}/\overline{\text{SSWE}}$.
§ All pending EMIF transactions are allowed to complete before $\overline{\text{HOLDA}}$ is asserted. If no bus transactions are occurring, then the minimum delay time can be achieved. Also, bus hold can be indefinitely delayed by setting NOHOLD = 1.

† EMIF Bus consists of $\overline{\text{CE[3:0]}}$, $\overline{\text{BE[3:0]}}$, ED[31:0], EA[21:2], $\overline{\text{ARE}}/\overline{\text{SDCAS}}/\overline{\text{SSADS}}$, $\overline{\text{AOE}}/\overline{\text{SDRAS}}/\overline{\text{SSOE}}$, and $\overline{\text{AWE}}/\overline{\text{SDWE}}/\overline{\text{SSWE}}$.

Figure 27. $\overline{\text{HOLD}}/\overline{\text{HOLDA}}$ Timing

BUSREQ TIMING

switching characteristics over recommended operating conditions for the BUSREQ cycles (see Figure 28)

NO.	PARAMETER		−100 MIN	−100 MAX	−150 MIN	−150 MAX	UNIT
1	$t_{d(EKOH-BUSRV)}$	Delay time, ECLKOUT high to BUSREQ valid	2	11	1.5	11	ns

Figure 28. BUSREQ Timing

RESET TIMING

timing requirements for reset[†] (see Figure 29)

NO.			−100 −150 MIN	MAX	UNIT
1	$t_{w(RST)}$	Width of the $\overline{RESET}$ pulse (PLL stable)[‡]	10P		ns
		Width of the $\overline{RESET}$ pulse (PLL needs to sync up)[§]	250		μs
14	$t_{su(HD)}$	Setup time, HD boot configuration bits valid before $\overline{RESET}$ high[¶]	2P		ns
15	$t_{h(HD)}$	Hold time, HD boot configuration bits valid after $\overline{RESET}$ high[¶]	2P		ns

[†] P = 1/CPU clock frequency in ns. For example, when running parts at 150 MHz, use P = 6.7 ns.
[‡] This parameter applies to CLKMODE x1 when CLKIN is stable, and applies to CLKMODE x4 when CLKIN and PLL are stable.
[§] This parameter applies to CLKMODE x4 only (it does not apply to CLKMODE x1). The $\overline{RESET}$ signal is not connected internally to the clock PLL circuit. The PLL, however, may need up to 250 μs to stabilize following device power up or after PLL configuration has been changed. During that time, $\overline{RESET}$ must be asserted to ensure proper device operation. See the *clock PLL* section for PLL lock times.
[¶] HD[4:3] are the boot configuration pins during device reset.

switching characteristics over recommended operating conditions during reset[†#‖] (see Figure 29)

NO.	PARAMETER		−100 −150 MIN	MAX	UNIT
2	$t_{d(RSTL-ECKI)}$	Delay time, $\overline{RESET}$ low to ECLKIN synchronized internally	2P + 3E	3P + 4E	ns
3	$t_{d(RSTH-ECKI)}$	Delay time, $\overline{RESET}$ high to ECLKIN synchronized internally	2P + 3E	3P + 4E	ns
4	$t_{d(RSTL-EMIFZHZ)}$	Delay time, $\overline{RESET}$ low to EMIF Z group high impedance	2P + 3E		ns
5	$t_{d(RSTH-EMIFZV)}$	Delay time, $\overline{RESET}$ high to EMIF Z group valid		3P + 4E	ns
6	$t_{d(RSTL-EMIFHIV)}$	Delay time, $\overline{RESET}$ low to EMIF high group invalid	2P + 3E		ns
7	$t_{d(RSTH-EMIFHV)}$	Delay time, $\overline{RESET}$ high to EMIF high group valid		3P + 4E	ns
8	$t_{d(RSTL-EMIFLIV)}$	Delay time, $\overline{RESET}$ low to EMIF low group invalid	2P + 3E		ns
9	$t_{d(RSTH-EMIFLV)}$	Delay time, $\overline{RESET}$ high to EMIF low group valid		3P + 4E	ns
10	$t_{d(RSTL-HIGHIV)}$	Delay time, $\overline{RESET}$ low to high group invalid	2P		ns
11	$t_{d(RSTH-HIGHV)}$	Delay time, $\overline{RESET}$ high to high group valid		4P	ns
12	$t_{d(RSTL-ZHZ)}$	Delay time, $\overline{RESET}$ low to Z group high impedance	2P		ns
13	$t_{d(RSTH-ZV)}$	Delay time, $\overline{RESET}$ high to Z group valid	2P		ns

[†] P = 1/CPU clock frequency in ns. For example, when running parts at 150 MHz, use P = 6.7 ns.
[#] E = ECLKIN period in ns
[‖] EMIF Z group consists of: EA[21:2], ED[31:0], $\overline{CE[3:0]}$, $\overline{BE[3:0]}$, $\overline{ARE}/\overline{SDCAS}/\overline{SSADS}$, $\overline{AWE}/\overline{SDWE}/\overline{SSWE}$, and $\overline{AOE}/\overline{SDRAS}/\overline{SSOE}$
 EMIF high group consists of: $\overline{HOLDA}$
 EMIF low group consists of: $\overline{BUSREQ}$
 High group consists of: $\overline{HRDY}$ and $\overline{HINT}$
 Z group consists of: HD[15:0], CLKX0, CLKX1, FSX0, FSX1, DX0, DX1, CLKR0, CLKR1, FSR0, FSR1, TOUT0, and TOUT1.

RESET TIMING (CONTINUED)

† EMIF Z group consists of: EA[21:2], ED[31:0], CE[3:0], BE[3:0], ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE
  EMIF high group consists of: HOLDA
  EMIF low group consists of: BUSREQ
  High group consists of: HRDY and HINT
  Z group consists of: HD[15:0], CLKX0, CLKX1, FSX0, FSX1, DX0, DX1, CLKR0, CLKR1, FSR0, FSR1, TOUT0, and TOUT1.
‡ HD[8, 4:3] are the endianness and boot configuration pins during device reset.

Figure 29. Reset Timing

EXTERNAL INTERRUPT TIMING

timing requirements for external interrupts[†] (see Figure 30)

NO.			−100 −150 MIN	MAX	UNIT
1	$t_{w(ILOW)}$	Width of the interrupt pulse low	2P		ns
2	$t_{w(IHIGH)}$	Width of the interrupt pulse high	2P		ns

[†] P = 1/CPU clock frequency in ns. For example, when running parts at 150 MHz, use P = 6.7 ns.

Figure 30. External/NMI Interrupt Timing

HOST-PORT INTERFACE TIMING

timing requirements for host-port interface cycles†‡ (see Figure 31, Figure 32, Figure 33, and Figure 34)

NO.			C6711-100 C6711-150 C6711B-100		UNIT
			MIN	MAX	
1	$t_{su(SELV-HSTBL)}$	Setup time, select signals§ valid before HSTROBE low	5		ns
2	$t_{h(HSTBL-SELV)}$	Hold time, select signals§ valid after HSTROBE low	4		ns
3	$t_{w(HSTBL)}$	Pulse duration, HSTROBE low	4P		ns
4	$t_{w(HSTBH)}$	Pulse duration, HSTROBE high between consecutive accesses	4P		ns
10	$t_{su(SELV-HASL)}$	Setup time, select signals§ valid before HAS low	5		ns
11	$t_{h(HASL-SELV)}$	Hold time, select signals§ valid after HAS low	3		ns
12	$t_{su(HDV-HSTBH)}$	Setup time, host data valid before HSTROBE high	5		ns
13	$t_{h(HSTBH-HDV)}$	Hold time, host data valid after HSTROBE high	3		ns
14	$t_{h(HRDYL-HSTBL)}$	Hold time, HSTROBE low after HRDY low. HSTROBE should not be inactivated until HRDY is active (low); otherwise, HPI writes will not complete properly.	2		ns
18	$t_{su(HASL-HSTBL)}$	Setup time, HAS low before HSTROBE low	2		ns
19	$t_{h(HSTBL-HASL)}$	Hold time, HAS low after HSTROBE low	2		ns

NO.			C6711B-150 C6711BGFNA-100		UNIT
			MIN	MAX	
1	$t_{su(SELV-HSTBL)}$	Setup time, select signals§ valid before HSTROBE low	5		ns
2	$t_{h(HSTBL-SELV)}$	Hold time, select signals§ valid after HSTROBE low	4		ns
3	$t_{w(HSTBL)}$	Pulse duration, HSTROBE low	4P		ns
4	$t_{w(HSTBH)}$	Pulse duration, HSTROBE high between consecutive accesses	4P		ns
10	$t_{su(SELV-HASL)}$	Setup time, select signals§ valid before HAS low	5		ns
11	$t_{h(HASL-SELV)}$	Hold time, select signals§ valid after HAS low	3		ns
12	$t_{su(HDV-HSTBH)}$	Setup time, host data valid before HSTROBE high	5		ns
13	$t_{h(HSTBH-HDV)}$	Hold time, host data valid after HSTROBE high	3		ns
14	$t_{h(HRDYL-HSTBL)}$	Hold time, HSTROBE low after HRDY low. HSTROBE should not be inactivated until HRDY is active (low); otherwise, HPI writes will not complete properly.	2		ns
18	$t_{su(HASL-HSTBL)}$	Setup time, HAS low before HSTROBE low	2		ns
19	$t_{h(HSTBL-HASL)}$	Hold time, HAS low after HSTROBE low	2		ns

† HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.
‡ P = 1/CPU clock frequency in ns. For example, when running parts at 150 MHz, use P = 6.7 ns.
§ Select signals include: HCNTL[1:0], HR/W, and HHWIL.

![Texas Instruments logo]
TEXAS
INSTRUMENTS

HOST-PORT INTERFACE TIMING (CONTINUED)

switching characteristics over recommended operating conditions during host-port interface cycles†‡ (see Figure 31, Figure 32, Figure 33, and Figure 34)

NO.	PARAMETER		C6711-100 C6711-150 C6711B-100		UNIT
			MIN	MAX	
5	$t_{d(HCS-HRDY)}$	Delay time, $\overline{HCS}$ to HRDY§	1	15	ns
6	$t_{d(HSTBL-HRDYH)}$	Delay time, HSTROBE low to HRDY high¶	3	15	ns
7	$t_{d(HSTBL-HDLZ)}$	Delay time, HSTROBE low to HD low impedance for an HPI read	2		ns
8	$t_{d(HDV-HRDYL)}$	Delay time, HD valid to HRDY low	2P – 4	2P	ns
9	$t_{oh(HSTBH-HDV)}$	Output hold time, HD valid after HSTROBE high	3	15	ns
15	$t_{d(HSTBH-HDHZ)}$	Delay time, HSTROBE high to HD high impedance	3	15	ns
16	$t_{d(HSTBL-HDV)}$	Delay time, HSTROBE low to HD valid	3	15	ns
17	$t_{d(HSTBH-HRDYH)}$	Delay time, HSTROBE high to HRDY high#	3	15	ns
20	$t_{d(HASL-HRDYH)}$	Delay time, HAS low to HRDY high	3	15	ns

NO.	PARAMETER		C6711BGFNA-100		C6711B-150		UNIT
			MIN	MAX	MIN	MAX	
5	$t_{d(HCS-HRDY)}$	Delay time, $\overline{HCS}$ to HRDY§	1	13	1	12	ns
6	$t_{d(HSTBL-HRDYH)}$	Delay time, HSTROBE low to HRDY high¶	3	13	3	12	ns
7	$t_{d(HSTBL-HDLZ)}$	Delay time, HSTROBE low to HD low impedance for an HPI read	2		2		ns
8	$t_{d(HDV-HRDYL)}$	Delay time, HD valid to HRDY low	2P – 4	2P	2P – 4	2P	ns
9	$t_{oh(HSTBH-HDV)}$	Output hold time, HD valid after HSTROBE high	3	13	3	12	ns
15	$t_{d(HSTBH-HDHZ)}$	Delay time, HSTROBE high to HD high impedance	3	13	3	12	ns
16	$t_{d(HSTBL-HDV)}$	Delay time, HSTROBE low to HD valid	3	13	3	12	ns
17	$t_{d(HSTBH-HRDYH)}$	Delay time, HSTROBE high to HRDY high#	3	13	3	12	ns
20	$t_{d(HASL-HRDYH)}$	Delay time, HAS low to HRDY high	3	13	3	12	ns

† HSTROBE refers to the following logical operation on $\overline{HCS}$, $\overline{HDS1}$, and $\overline{HDS2}$: [NOT($\overline{HDS1}$ XOR $\overline{HDS2}$)] OR $\overline{HCS}$.
‡ P = 1/CPU clock frequency in ns. For example, when running parts at 150 MHz, use P = 6.7 ns.
§ $\overline{HCS}$ enables HRDY, and HRDY is always low when $\overline{HCS}$ is high. The case where HRDY goes high when $\overline{HCS}$ falls indicates that HPI is busy completing a previous HPID write or READ with autoincrement.
¶ This parameter is used during an HPID read. At the beginning of the first half-word transfer on the falling edge of HSTROBE, the HPI sends the request to the EDMA internal address generation hardware, and HRDY remains high until the EDMA internal address generation hardware loads the requested data into HPID.
# This parameter is used after the second half-word of an HPID write or autoincrement read. HRDY remains low if the access is not an HPID write or autoincrement read. Reading or writing to HPIC or HPIA does not affect the HRDY signal.

## HOST-PORT INTERFACE TIMING (CONTINUED)

† $\overline{\text{HSTROBE}}$ refers to the following logical operation on $\overline{\text{HCS}}$, $\overline{\text{HDS1}}$, and $\overline{\text{HDS2}}$: [NOT($\overline{\text{HDS1}}$ XOR $\overline{\text{HDS2}}$)] OR $\overline{\text{HCS}}$.

Figure 31. HPI Read Timing ($\overline{\text{HAS}}$ Not Used, Tied High)

† For correct operation, strobe the $\overline{\text{HAS}}$ signal only once per $\overline{\text{HSTROBE}}$ active cycle.
‡ $\overline{\text{HSTROBE}}$ refers to the following logical operation on $\overline{\text{HCS}}$, $\overline{\text{HDS1}}$, and $\overline{\text{HDS2}}$: [NOT($\overline{\text{HDS1}}$ XOR $\overline{\text{HDS2}}$)] OR $\overline{\text{HCS}}$.

Figure 32. HPI Read Timing ($\overline{\text{HAS}}$ Used)

HOST-PORT INTERFACE TIMING (CONTINUED)

† HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

Figure 33. HPI Write Timing (HAS Not Used, Tied High)

† For correct operation, strobe the HAS signal only once per HSTROBE active cycle.
‡ HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

Figure 34. HPI Write Timing (HAS Used)

MULTICHANNEL BUFFERED SERIAL PORT TIMING

timing requirements for McBSP†‡ (see Figure 35)

NO.				C6711-100 C6711-150		UNIT
				MIN	MAX	
2	$t_{c(CKRX)}$	Cycle time, CLKR/X	CLKR/X ext	2P§		ns
3	$t_{w(CKRX)}$	Pulse duration, CLKR/X high or CLKR/X low	CLKR/X ext	$0.5t_{c(CKRX)} - 1$		ns
5	$t_{su(FRH-CKRL)}$	Setup time, external FSR high before CLKR low	CLKR int	20		ns
			CLKR ext	1		
6	$t_{h(CKRL-FRH)}$	Hold time, external FSR high after CLKR low	CLKR int	6		ns
			CLKR ext	3		
7	$t_{su(DRV-CKRL)}$	Setup time, DR valid before CLKR low	CLKR int	22		ns
			CLKR ext	3		
8	$t_{h(CKRL-DRV)}$	Hold time, DR valid after CLKR low	CLKR int	3		ns
			CLKR ext	4		
10	$t_{su(FXH-CKXL)}$	Setup time, external FSX high before CLKX low	CLKX int	23		ns
			CLKX ext	1		
11	$t_{h(CKXL-FXH)}$	Hold time, external FSX high after CLKX low	CLKX int	6		ns
			CLKX ext	3		

NO.				C6711B-100 C6711B-150 C6711BGFNA-100		UNIT
				MIN	MAX	
2	$t_{c(CKRX)}$	Cycle time, CLKR/X	CLKR/X ext	2P§		ns
3	$t_{w(CKRX)}$	Pulse duration, CLKR/X high or CLKR/X low	CLKR/X ext	$0.5t_{c(CKRX)} - 1$		ns
5	$t_{su(FRH-CKRL)}$	Setup time, external FSR high before CLKR low	CLKR int	20		ns
			CLKR ext	1		
6	$t_{h(CKRL-FRH)}$	Hold time, external FSR high after CLKR low	CLKR int	6		ns
			CLKR ext	5		
7	$t_{su(DRV-CKRL)}$	Setup time, DR valid before CLKR low	CLKR int	22		ns
			CLKR ext	3		
8	$t_{h(CKRL-DRV)}$	Hold time, DR valid after CLKR low	CLKR int	3		ns
			CLKR ext	5		
10	$t_{su(FXH-CKXL)}$	Setup time, external FSX high before CLKX low	CLKX int	23		ns
			CLKX ext	1		
11	$t_{h(CKXL-FXH)}$	Hold time, external FSX high after CLKX low	CLKX int	6		ns
			CLKX ext	3		

† CLKRP = CLKXP = FSRP = FSXP = 0. If polarity of any of the signals is inverted, then the timing references of that signal are also inverted.
‡ P = 1/CPU clock frequency in ns. For example, when running parts at 150 MHz, use P = 6.7 ns.
§ The minimum CLKR/X period is twice the CPU cycle time (2P). This means that the maximum bit rate for communications between the McBSP and other device is 75 Mbps for 150 MHz CPU clock or 50 Mbps for 100 MHz CPU clock; where the McBSP is either the master or the slave. Care must be taken to ensure that the AC timings specified in this data sheet are met. The maximum bit rate for McBSP-to-McBSP communications is 33 Mbps; therefore, the minimum CLKR/X clock cycle is either twice the CPU cycle time (2P), or 30 ns (33 MHz), whichever value is larger. For example, when running parts at 150 MHz (P = 6.7 ns), use 33 ns as the minimum CLKR/X clock cycle (by setting the appropriate CLKGDV ratio or external clock source). When running parts at 60 MHz (P = 16.67 ns), use 2P = 33 ns (30 MHz) as the minimum CLKR/X clock cycle. The maximum bit rate for McBSP-to-McBSP communications applies when the serial port is a master of the clock and frame syncs (with CLKR connected to CLKX, FSR connected to FSX, CLKXM = FSXM = 1, and CLKRM = FSRM = 0) in data delay 1 or 2 mode (R/XDATDLY = 01b or 10b) and the other device the McBSP communicates to is a slave.

TEXAS INSTRUMENTS

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

switching characteristics over recommended operating conditions for McBSP†‡ (see Figure 35) (C6711-100 and C6711-150)

NO.		PARAMETER		C6711-100 C6711-150 MIN	C6711-100 C6711-150 MAX	UNIT
1	$t_{d(CKSH-CKRXH)}$	Delay time, CLKS high to CLKR/X high for internal CLKR/X generated from CLKS input		4	26	ns
2	$t_{c(CKRX)}$	Cycle time, CLKR/X	CLKR/X int	2P§¶		ns
3	$t_{w(CKRX)}$	Pulse duration, CLKR/X high or CLKR/X low	CLKR/X int	C – 1#	C + 1#	ns
4	$t_{d(CKRH-FRV)}$	Delay time, CLKR high to internal FSR valid	CLKR int	−11	3	ns
9	$t_{d(CKXH-FXV)}$	Delay time, CLKX high to internal FSX valid	CLKX int	−11	3	ns
			CLKX ext	3	9	
12	$t_{dis(CKXH-DXHZ)}$	Disable time, DX high impedance following last data bit from CLKX high	CLKX int	−9	4	ns
			CLKX ext	3	9	
13	$t_{d(CKXH-DXV)}$	Delay time, CLKX high to DX valid	CLKX int	−9+ D1‖	4 + D2‖	ns
			CLKX ext	3 + D1‖	19 + D2‖	
14	$t_{d(FXH-DXV)}$	Delay time, FSX high to DX valid	FSX int	−1	3	ns
		ONLY applies when in data delay 0 (XDATDLY = 00b) mode	FSX ext	3	9	

† CLKRP = CLKXP = FSRP = FSXP = 0. If polarity of any of the signals is inverted, then the timing references of that signal are also inverted.

‡ Minimum delay times also represent minimum output hold times.

§ P = 1/CPU clock frequency in ns. For example, when running parts at 150 MHz, use P = 6.7 ns.

¶ The minimum CLKR/X period is twice the CPU cycle time (2P). This means that the maximum bit rate for communications between the McBSP and other device is 75 Mbps for 150 MHz CPU clock or 50 Mbps for 100 MHz CPU clock; where the McBSP is either the master or the slave. Care must be taken to ensure that the AC timings specified in this data sheet are met. The maximum bit rate for McBSP-to-McBSP communications is 33 Mbps; therefore, the minimum CLKR/X clock cycle is either twice the CPU cycle time (2P), or 30 ns (33 MHz), whichever value is larger. For example, when running parts at 150 MHz (P = 6.7 ns), use 33 ns as the minimum CLKR/X clock cycle (by setting the appropriate CLKGDV ratio or external clock source). When running parts at 60 MHz (P = 16.67 ns), use 2P = 33 ns (30 MHz) as the minimum CLKR/X clock cycle. The maximum bit rate for McBSP-to-McBSP communications applies when the serial port is a master of the clock and frame syncs (with CLKR connected to CLKX, FSR connected to FSX, CLKXM = FSXM = 1, and CLKRM = FSRM = 0) in data delay 1 or 2 mode (R/XDATDLY = 01b or 10b) and the other device the McBSP communicates to is a slave.

\# C = H or L

S = sample rate generator input clock = 2P if CLKSM = 1 (P = 1/CPU clock frequency)

= sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)

H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

CLKGDV should be set appropriately to ensure the McBSP bit rate does not exceed the maximum limit (see ¶ footnote above).

‖ Extra delay from CLKX high to DX valid applies *only* to the first data bit of a device, if and only if DXENA = 1 in SPCR.

If DXENA = 0, then D1 = D2 = 0

If DXENA = 1, then D1 = 2P, D2 = 4P

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

switching characteristics over recommended operating conditions for McBSP[†][‡] (see Figure 35) (C6711B-100, C6711B-150, and C6711BGFNA-100)

NO.	PARAMETER		C6711B-100 C6711B-150 C6711BGFNA-100 MIN	MAX	UNIT
1	$t_{d(CKSH-CKRXH)}$ Delay time, CLKS high to CLKR/X high for internal CLKR/X generated from CLKS input		4	26	ns
2	$t_{c(CKRX)}$ Cycle time, CLKR/X	CLKR/X int	2P[§][¶]		ns
3	$t_{w(CKRX)}$ Pulse duration, CLKR/X high or CLKR/X low	CLKR/X int	C − 1[#]	C + 1[#]	ns
4	$t_{d(CKRH-FRV)}$ Delay time, CLKR high to internal FSR valid	CLKR int	−11	3	ns
9	$t_{d(CKXH-FXV)}$ Delay time, CLKX high to internal FSX valid	CLKX int	−10	3.5	ns
		CLKX ext	3	16	
12	$t_{dis(CKXH-DXHZ)}$ Disable time, DX high impedance following last data bit from CLKX high	CLKX int	−9	4	ns
		CLKX ext	3	9	
13	$t_{d(CKXH-DXV)}$ Delay time, CLKX high to DX valid	CLKX int	−9+ D1[‖]	8 + D2[‖]	ns
		CLKX ext	3 + D1[‖]	26 + D2[‖]	
14	$t_{d(FXH-DXV)}$ Delay time, FSX high to DX valid	FSX int	−1	3	ns
	ONLY applies when in data delay 0 (XDATDLY = 00b) mode	FSX ext	3	9	

[†] CLKRP = CLKXP = FSRP = FSXP = 0. If polarity of any of the signals is inverted, then the timing references of that signal are also inverted.
[‡] Minimum delay times also represent minimum output hold times.
[§] P = 1/CPU clock frequency in ns. For example, when running parts at 150 MHz, use P = 6.7 ns.
[¶] The minimum CLKR/X period is twice the CPU cycle time (2P). This means that the maximum bit rate for communications between the McBSP and other device is 75 Mbps for 150 MHz CPU clock or 50 Mbps for 100 MHz CPU clock; where the McBSP is either the master or the slave. Care must be taken to ensure that the AC timings specified in this data sheet are met. The maximum bit rate for McBSP-to-McBSP communications is 33 Mbps; therefore, the minimum CLKR/X clock cycle is either twice the CPU cycle time (2P), or 30 ns (33 MHz), whichever value is larger. For example, when running parts at 150 MHz (P = 6.7 ns), use 33 ns as the minimum CLKR/X clock cycle (by setting the appropriate CLKGDV ratio or external clock source). When running parts at 60 MHz (P = 16.67 ns), use 2P = 33 ns (30 MHz) as the minimum CLKR/X clock cycle. The maximum bit rate for McBSP-to-McBSP communications applies when the serial port is a master of the clock and frame syncs (with CLKR connected to CLKX, FSR connected to FSX, CLKXM = FSXM = 1, and CLKRM = FSRM = 0) in data delay 1 or 2 mode (R/XDATDLY = 01b or 10b) and the other device the McBSP communicates to is a slave.
[#] C = H or L
   S = sample rate generator input clock = 2P if CLKSM = 1 (P = 1/CPU clock frequency)
     = sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)
   H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even
                             = (CLKGDV + 1)/2 * S if CLKGDV is odd or zero
   L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even
                             = (CLKGDV + 1)/2 * S if CLKGDV is odd or zero
   CLKGDV should be set appropriately to ensure the McBSP bit rate does not exceed the maximum limit (see ¶ footnote above).
[‖] Extra delay from CLKX high to DX valid applies *only* to the first data bit of a device, if and only if DXENA = 1 in SPCR.
   If DXENA = 0, then D1 = D2 = 0
   If DXENA = 1, then D1 = 2P, D2 = 4P

TEXAS
INSTRUMENTS

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

Figure 35. McBSP Timings

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

timing requirements for FSR when GSYNC = 1 (see Figure 36)

NO.			−100 −150		UNIT
			MIN	MAX	
1	$t_{su(FRH\text{-}CKSH)}$	Setup time, FSR high before CLKS high	4		ns
2	$t_{h(CKSH\text{-}FRH)}$	Hold time, FSR high after CLKS high	4		ns

Figure 36. FSR Timing When GSYNC = 1

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

timing requirements for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 0[†‡] (see Figure 37)

NO.			C6711-100 C6711-150				UNIT
			MASTER		SLAVE		
			MIN	MAX	MIN	MAX	
4	$t_{su(DRV-CKXL)}$	Setup time, DR valid before CLKX low	26		$2 - 6P$		ns
5	$t_{h(CKXL-DRV)}$	Hold time, DR valid after CLKX low	4		$6 + 12P$		ns

NO.			C6711B-100 C6711B-150 C6711BGFNA-100				UNIT
			MASTER		SLAVE		
			MIN	MAX	MIN	MAX	
4	$t_{su(DRV-CKXL)}$	Setup time, DR valid before CLKX low	26		$2 - 6P$		ns
5	$t_{h(CKXL-DRV)}$	Hold time, DR valid after CLKX low	4		$14 + 12P$		ns

† P = 1/CPU clock frequency in ns. For example, when running parts at 150 MHz, use P = 6.7 ns.
‡ For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

switching characteristics over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 0[†‡] (see Figure 37)

NO.	PARAMETER		C6711-100 C6711-150				UNIT
			MASTER[§]		SLAVE		
			MIN	MAX	MIN	MAX	
1	$t_{h(CKXL-FXL)}$	Hold time, FSX low after CLKX low[¶]	T – 9	T + 9			ns
2	$t_{d(FXL-CKXH)}$	Delay time, FSX low to CLKX high[#]	L – 9	L + 9			ns
3	$t_{d(CKXH-DXV)}$	Delay time, CLKX high to DX valid	–9	9	6P + 4	10P + 20	ns
6	$t_{dis(CKXL-DXHZ)}$	Disable time, DX high impedance following last data bit from CLKX low	L – 9	L + 9			ns
7	$t_{dis(FXH-DXHZ)}$	Disable time, DX high impedance following last data bit from FSX high			2P + 3	6P + 20	ns
8	$t_{d(FXL-DXV)}$	Delay time, FSX low to DX valid			4P + 2	8P + 20	ns

NO.	PARAMETER		C6711B-100 C6711B-150 C6711BGFNA-100				UNIT
			MASTER[§]		SLAVE		
			MIN	MAX	MIN	MAX	
1	$t_{h(CKXL-FXL)}$	Hold time, FSX low after CLKX low[¶]	T – 10	T + 10			ns
2	$t_{d(FXL-CKXH)}$	Delay time, FSX low to CLKX high[#]	L – 10	L + 10			ns
3	$t_{d(CKXH-DXV)}$	Delay time, CLKX high to DX valid	–10	10	6P + 4	–10P + 25	ns
6	$t_{dis(CKXL-DXHZ)}$	Disable time, DX high impedance following last data bit from CLKX low	L – 10	L + 10			ns
7	$t_{dis(FXH-DXHZ)}$	Disable time, DX high impedance following last data bit from FSX high			2P + 3	6P + 25	ns
8	$t_{d(FXL-DXV)}$	Delay time, FSX low to DX valid			4P + 2	8P + 25	ns

[†] P = 1/CPU clock frequency in ns. For example, when running parts at 150 MHz, use P = 6.7 ns.
[‡] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.
[§] S = Sample rate generator input clock = 2P if CLKSM = 1 (P = 1/CPU clock frequency)
     = Sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)
  T = CLKX period = (1 + CLKGDV) * S
  H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even
                           = (CLKGDV + 1)/2 * S if CLKGDV is odd or zero
  L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even
                           = (CLKGDV + 1)/2 * S if CLKGDV is odd or zero
[¶] FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.
  CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP
  CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP
[#] FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).

![Texas Instruments logo] TEXAS INSTRUMENTS

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

Figure 37. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0

POST OFFICE BOX 1443 ● HOUSTON, TEXAS 77251–1443

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

timing requirements for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = 0[†‡] (see Figure 38)

NO.			C6711-100 C6711-150				UNIT
			MASTER		SLAVE		
			MIN	MAX	MIN	MAX	
4	$t_{su(DRV-CKXH)}$	Setup time, DR valid before CLKX high	26		2 – 6P		ns
5	$t_{h(CKXH-DRV)}$	Hold time, DR valid after CLKX high	4		6 + 12P		ns

NO.			C6711B-100 C6711B-150 C6711BGFNA-100				UNIT
			MASTER		SLAVE		
			MIN	MAX	MIN	MAX	
4	$t_{su(DRV-CKXH)}$	Setup time, DR valid before CLKX high	26		2 – 6P		ns
5	$t_{h(CKXH-DRV)}$	Hold time, DR valid after CLKX high	4		14 + 12P		ns

† P = 1/CPU clock frequency in ns. For example, when running parts at 150 MHz, use P = 6.7 ns.
‡ For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

switching characteristics over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = 0[†‡] (see Figure 38)

NO.	PARAMETER		C6711-100 C6711-150				UNIT
			MASTER[§]		SLAVE		
			MIN	MAX	MIN	MAX	
1	$t_{h(CKXL-FXL)}$	Hold time, FSX low after CLKX low[¶]	L − 9	L + 9			ns
2	$t_{d(FXL-CKXH)}$	Delay time, FSX low to CLKX high[#]	T − 9	T + 9			ns
3	$t_{d(CKXL-DXV)}$	Delay time, CLKX low to DX valid	−9	9	6P + 4	10P + 20	ns
6	$t_{dis(CKXL-DXHZ)}$	Disable time, DX high impedance following last data bit from CLKX low	−9	9	6P + 3	10P + 20	ns
7	$t_{d(FXL-DXV)}$	Delay time, FSX low to DX valid	H − 9	H + 9	4P + 2	8P + 20	ns

NO.	PARAMETER		C6711B-100 C6711B-150 C6711BGFNA-100				UNIT
			MASTER[§]		SLAVE		
			MIN	MAX	MIN	MAX	
1	$t_{h(CKXL-FXL)}$	Hold time, FSX low after CLKX low[¶]	L − 10	L + 10			ns
2	$t_{d(FXL-CKXH)}$	Delay time, FSX low to CLKX high[#]	T − 10	T + 10			ns
3	$t_{d(CKXL-DXV)}$	Delay time, CLKX low to DX valid	−10	10	6P + 4	10P + 25	ns
6	$t_{dis(CKXL-DXHZ)}$	Disable time, DX high impedance following last data bit from CLKX low	−10	10	6P + 3	10P + 25	ns
7	$t_{d(FXL-DXV)}$	Delay time, FSX low to DX valid	H − 10	H + 10	4P + 2	8P + 25	ns

[†] P = 1/CPU clock frequency in ns. For example, when running parts at 150 MHz, use P = 6.7 ns.
[‡] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.
[§] S = Sample rate generator input clock = 2P if CLKSM = 1 (P = 1/CPU clock frequency)
  = Sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)
  T = CLKX period = (1 + CLKGDV) * S
  H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even
                            = (CLKGDV + 1)/2 * S if CLKGDV is odd or zero
  L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even
                           = (CLKGDV + 1)/2 * S if CLKGDV is odd or zero
[¶] FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.
  CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP
  CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP
[#] FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).

## MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

Figure 38. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

timing requirements for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 1[†‡] (see Figure 39)

NO.			C6711-100 C6711-150				UNIT
			MASTER		SLAVE		
			MIN	MAX	MIN	MAX	
4	$t_{su(DRV-CKXH)}$	Setup time, DR valid before CLKX high	26		2 – 6P		ns
5	$t_{h(CKXH-DRV)}$	Hold time, DR valid after CLKX high	4		6 + 12P		ns

NO.			C6711B-100 C6711B-150 C6711BGFNA-100				UNIT
			MASTER		SLAVE		
			MIN	MAX	MIN	MAX	
4	$t_{su(DRV-CKXH)}$	Setup time, DR valid before CLKX high	26		2 – 6P		ns
5	$t_{h(CKXH-DRV)}$	Hold time, DR valid after CLKX high	4		14 + 12P		ns

† P = 1/CPU clock frequency in ns. For example, when running parts at 150 MHz, use P = 6.7 ns.
‡ For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

switching characteristics over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 1[†‡] (see Figure 39)

NO.	PARAMETER		C6711-100 C6711-150				UNIT
			MASTER[§]		SLAVE		
			MIN	MAX	MIN	MAX	
1	$t_{h(CKXH-FXL)}$	Hold time, FSX low after CLKX high[¶]	T – 9	T + 9			ns
2	$t_{d(FXL-CKXL)}$	Delay time, FSX low to CLKX low[#]	H – 9	H + 9			ns
3	$t_{d(CKXL-DXV)}$	Delay time, CLKX low to DX valid	–9	9	6P + 4	10P + 20	ns
6	$t_{dis(CKXH-DXHZ)}$	Disable time, DX high impedance following last data bit from CLKX high	H – 9	H + 9			ns
7	$t_{dis(FXH-DXHZ)}$	Disable time, DX high impedance following last data bit from FSX high			2P + 3	6P + 20	ns
8	$t_{d(FXL-DXV)}$	Delay time, FSX low to DX valid			4P + 2	8P + 20	ns

NO.	PARAMETER		C6711B-100 C6711B-150 C6711BGFNA-100				UNIT
			MASTER[§]		SLAVE		
			MIN	MAX	MIN	MAX	
1	$t_{h(CKXH-FXL)}$	Hold time, FSX low after CLKX high[¶]	T – 10	T + 10			ns
2	$t_{d(FXL-CKXL)}$	Delay time, FSX low to CLKX low[#]	H – 10	H + 10			ns
3	$t_{d(CKXL-DXV)}$	Delay time, CLKX low to DX valid	–10	10	6P + 4	10P + 25	ns
6	$t_{dis(CKXH-DXHZ)}$	Disable time, DX high impedance following last data bit from CLKX high	H – 10	H + 10			ns
7	$t_{dis(FXH-DXHZ)}$	Disable time, DX high impedance following last data bit from FSX high			2P + 3	6P + 25	ns
8	$t_{d(FXL-DXV)}$	Delay time, FSX low to DX valid			4P + 2	8P + 25	ns

[†] P = 1/CPU clock frequency in ns. For example, when running parts at 150 MHz, use P = 6.7 ns.
[‡] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.
[§] S = Sample rate generator input clock = 2P if CLKSM = 1 (P = 1/CPU clock frequency)
   = Sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)
  T = CLKX period = (1 + CLKGDV) * S
  H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even
                         = (CLKGDV + 1)/2 * S if CLKGDV is odd or zero
  L = CLKX low pulse width   = (CLKGDV/2) * S if CLKGDV is even
                         = (CLKGDV + 1)/2 * S if CLKGDV is odd or zero
[¶] FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.
  CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP
  CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP
[#] FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).

## MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

Figure 39. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

timing requirements for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = 1[†‡] (see Figure 40)

NO.			C6711-100 C6711-150				UNIT
			MASTER		SLAVE		
			MIN	MAX	MIN	MAX	
4	$t_{su(DRV-CKXH)}$	Setup time, DR valid before CLKX high	26		2 – 6P		ns
5	$t_{h(CKXH-DRV)}$	Hold time, DR valid after CLKX high	4		6 + 12P		ns

NO.			C6711B-100 C6711B-150 C6711BGFNA-100				UNIT
			MASTER		SLAVE		
			MIN	MAX	MIN	MAX	
4	$t_{su(DRV-CKXH)}$	Setup time, DR valid before CLKX high	26		2 – 6P		ns
5	$t_{h(CKXH-DRV)}$	Hold time, DR valid after CLKX high	4		14 + 12P		ns

† P = 1/CPU clock frequency in ns. For example, when running parts at 150 MHz, use P = 6.7 ns.
‡ For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

switching characteristics over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = 1[†][‡] (see Figure 40)

NO.	PARAMETER		C6711-100 C6711-150 MASTER§ MIN	C6711-100 C6711-150 MASTER§ MAX	C6711-100 C6711-150 SLAVE MIN	C6711-100 C6711-150 SLAVE MAX	UNIT
1	$t_{h(CKXH-FXL)}$	Hold time, FSX low after CLKX high[¶]	H − 9	H + 9			ns
2	$t_{d(FXL-CKXL)}$	Delay time, FSX low to CLKX low[#]	T − 9	T + 9			ns
3	$t_{d(CKXH-DXV)}$	Delay time, CLKX high to DX valid	−9	9	6P + 4	10P + 20	ns
6	$t_{dis(CKXH-DXHZ)}$	Disable time, DX high impedance following last data bit from CLKX high	−9	9	6P + 3	10P + 20	ns
7	$t_{d(FXL-DXV)}$	Delay time, FSX low to DX valid	L − 9	L + 9	4P + 2	8P + 20	ns

NO.	PARAMETER		C6711B-100 C6711B-150 C6711BGFNA-100 MASTER§ MIN	C6711B-100 C6711B-150 C6711BGFNA-100 MASTER§ MAX	C6711B-100 C6711B-150 C6711BGFNA-100 SLAVE MIN	C6711B-100 C6711B-150 C6711BGFNA-100 SLAVE MAX	UNIT
1	$t_{h(CKXH-FXL)}$	Hold time, FSX low after CLKX high[¶]	H − 10	H + 10			ns
2	$t_{d(FXL-CKXL)}$	Delay time, FSX low to CLKX low[#]	T − 10	T + 10			ns
3	$t_{d(CKXH-DXV)}$	Delay time, CLKX high to DX valid	−10	10	6P + 4	10P + 25	ns
6	$t_{dis(CKXH-DXHZ)}$	Disable time, DX high impedance following last data bit from CLKX high	−10	10	6P + 3	10P + 25	ns
7	$t_{d(FXL-DXV)}$	Delay time, FSX low to DX valid	L − 10	L + 10	4P + 2	8P + 25	ns

[†] P = 1/CPU clock frequency in ns. For example, when running parts at 150 MHz, use P = 6.7 ns.

[‡] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

§ S = Sample rate generator input clock = 2P if CLKSM = 1 (P = 1/CPU clock frequency)

   = Sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)

  T = CLKX period = (1 + CLKGDV) * S

  H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even

                           = (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

  L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even

                           = (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

[¶] FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

  CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

  CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

[#] FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

Figure 40. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1

TIMER TIMING

timing requirements for timer inputs† (see Figure 41)

NO.			−100 −150		UNIT
			MIN	MAX	
1	$t_{w(TINPH)}$	Pulse duration, TINP high	2P		ns
2	$t_{w(TINPL)}$	Pulse duration, TINP low	2P		ns

† P = 1/CPU clock frequency in ns. For example, when running parts at 150 MHz, use P = 6.7 ns.

switching characteristics over recommended operating conditions for timer outputs† (see Figure 41)

NO.	PARAMETER		−100 −150		UNIT
			MIN	MAX	
3	$t_{w(TOUTH)}$	Pulse duration, TOUT high	4P−3		ns
4	$t_{w(TOUTL)}$	Pulse duration, TOUT low	4P−3		ns

† P = 1/CPU clock frequency in ns. For example, when running parts at 150 MHz, use P = 6.7 ns.

Figure 41. Timer Timing

JTAG TEST-PORT TIMING

timing requirements for JTAG test port (see Figure 42)

NO.			−100 −150		UNIT
			MIN	MAX	
1	$t_{c(TCK)}$	Cycle time, TCK	35		ns
3	$t_{su(TDIV-TCKH)}$	Setup time, TDI/TMS/$\overline{TRST}$ valid before TCK high	10		ns
4	$t_{h(TCKH-TDIV)}$	Hold time, TDI/TMS/$\overline{TRST}$ valid after TCK high	9		ns

switching characteristics over recommended operating conditions for JTAG test port (see Figure 42)

NO.	PARAMETER		−100 −150		UNIT
			MIN	MAX	
2	$t_{d(TCKL-TDOV)}$	Delay time, TCK low to TDO valid	−3	18	ns

Figure 42. JTAG Test-Port Timing

MECHANICAL DATA

GFN (S-PBGA-N256)   **PLASTIC BALL GRID ARRAY**

4040185-2/B 11/97

NOTES: A. All linear dimensions are in millimeters.
       B. This drawing is subject to change without notice.

thermal resistance characteristics (S-PBGA package)

NO			°C/W	Air Flow (m/s)†
1	RΘ_{JC}	Junction-to-case	6.4	N/A
2	RΘ_{JA}	Junction-to-free air	25.5	0.0
3	RΘ_{JA}	Junction-to-free air	23.1	0.5
4	RΘ_{JA}	Junction-to-free air	22.3	1.0
5	RΘ_{JA}	Junction-to-free air	21.2	2.0

† m/s = meters per second

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265