

Features

- Pin- and function-compatible with CY7C1046CV33
- High speed
 - $t_{AA} = 10 \text{ ns}$
- Low active power
 - $I_{CC} = 90 \text{ mA @ } 100 \text{ MHz}$
- Low CMOS standby power
 - $I_{SB2} = 10 \text{ mA}$
- 2.0 V data retention
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with \overline{CE} and \overline{OE} features
- Available in lead-free 400-mil-wide 32-pin SOJ package

Functional Description

The CY7C1046DV33 is a high-performance CMOS static RAM organized as 1M words by 4 bits. Easy memory expansion is provided by an active LOW Chip Enable (\overline{CE}), an active LOW Output Enable (\overline{OE}), and tri-state drivers. Writing to the device is accomplished by taking Chip Enable (\overline{CE}) and Write Enable (\overline{WE}) inputs LOW. Data on the four I/O pins (I/O_0 through I/O_3) is then written into the location specified on the address pins (A_0 through A_{19}).


Reading from the device is accomplished by taking Chip Enable (\overline{CE}) and Output Enable (\overline{OE}) LOW while forcing Write Enable (\overline{WE}) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The four input/output pins (I/O_0 through I/O_3) are placed in a high-impedance state when the device is deselected (\overline{CE} HIGH), the outputs are disabled (\overline{OE} HIGH), or during a Write operation (\overline{CE} LOW, and \overline{WE} LOW).

The CY7C1046DV33 is available in a standard 400-mil-wide 32-pin SOJ package with center power and ground (revolutionary) pinout.

For a complete list of related documentation, [click here](#).

Logic Block Diagram



Contents


Selection Guide	3	Truth Table	10
Pin Configuration	3	Ordering Information	10
Maximum Ratings	4	Ordering Code Definitions	10
Operating Range	4	Package Diagram	11
DC Electrical Characteristics	4	Acronyms	12
Capacitance	4	Document Conventions	12
Thermal Resistance	4	Units of Measure	12
AC Test Loads and Waveforms	5	Document History Page	13
AC Switching Characteristics	6	Sales, Solutions, and Legal Information	14
Data Retention Characteristics	7	Worldwide Sales and Design Support	14
Data Retention Waveform	7	Products	14
Switching Waveforms	7	PSoC Solutions	14

Selection Guide

Description	-10	Unit
Maximum access time	10	ns
Maximum operating current	90	mA
Maximum CMOS standby current	10	mA

Pin Configuration

Figure 1. 32-pin SOJ (Top View)



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature -65 °C to +150 °C

Ambient temperature with power applied -55 °C to +125 °C

Supply voltage on V_{CC} to relative GND ^[1] -0.3 to +4.6 V

DC voltage applied to outputs in high Z State ^[1] -0.3 V to $V_{CC} + 0.3$ V

DC input voltage ^[1] -0.3 V to $V_{CC} + 0.3$ V

Current into outputs (LOW) 20 mA

Static discharge voltage (per MIL-STD-883, method 3015) > 2001 V

Latch-up current > 200 mA

Operating Range

Range	Ambient Temperature	V_{CC}
Industrial	-40 °C to +85 °C	3.3 V \pm 0.3 V

DC Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions	-10		Unit
			Min	Max	
V_{OH}	Output HIGH voltage	Min V_{CC} , $I_{OH} = -4.0$ mA	2.4	—	V
V_{OL}	Output LOW voltage	Min V_{CC} , $I_{OL} = 8.0$ mA	—	0.4	V
V_{IH}	Input HIGH voltage		2.0	$V_{CC} + 0.3$	V
V_{IL}	Input LOW voltage ^[1]		-0.3	0.8	V
I_{IX}	Input leakage current	$GND \leq V_{IN} \leq V_{CC}$	-1	+1	μ A
I_{OZ}	Output leakage current	$GND \leq V_{OUT} \leq V_{CC}$, output disabled	-1	+1	μ A
I_{CC}	V_{CC} operating supply current	$V_{CC} = \text{Max}$, $f = f_{MAX} = 1/t_{RC}$	100 MHz	—	90 mA
			83 MHz	—	80 mA
			66 MHz	—	70 mA
			40 MHz	—	60 mA
I_{SB1}	Automatic CE power-down Current – TTL inputs	Max V_{CC} , $\overline{CE} \geq V_{IH}$, $V_{IN} \geq V_{IH}$ or $V_{IN} \leq V_{IL}$, $f = f_{MAX}$	—	20	mA
I_{SB2}	Automatic CE power-down Current – CMOS inputs	Max V_{CC} , $\overline{CE} \geq V_{CC} - 0.3$ V, $V_{IN} \geq V_{CC} - 0.3$ V or $V_{IN} \leq 0.3$ V, $f = 0$	—	10	mA

Capacitance

Parameter ^[2]	Description	Test Conditions	Max	Unit
C_{IN}	Input capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = 3.3$ V	8	pF
C_{OUT}	I/O capacitance		8	pF

Thermal Resistance


Parameter ^[2]	Description	Test Conditions	32-pin SOJ Package	Unit
Θ_{JA}	Thermal resistance (junction to ambient)	Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	53.44	°C/W
Θ_{JC}	Thermal resistance (junction to case)		38.25	°C/W

Notes

- $V_{IL(min)}$ = -2.0 V and $V_{IH(max)}$ = $V_{CC} + 2$ V for pulse durations of less than 20 ns.
- Tested initially and after any design or process changes that may affect these parameters.

AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms [3]



Note

3. AC characteristics (except high Z) are tested using the load conditions shown in Figure 2 (a). High Z characteristics are tested for all speeds using the test load shown in Figure 2 (c).

AC Switching Characteristics

Over the Operating Range

Parameter ^[4]	Description	-10		Unit
		Min	Max	
Read Cycle				
t _{power} ^[5]	V _{CC} (typical) to the first access	100	–	μs
t _{RC}	Read cycle time	10	–	ns
t _{AA}	Address to data valid	–	10	ns
t _{OHA}	Data hold from address change	3	–	ns
t _{ACE}	$\overline{\text{CE}}$ LOW to data valid	–	10	ns
t _{DOE}	$\overline{\text{OE}}$ LOW to data valid	–	5	ns
t _{LZOE}	$\overline{\text{OE}}$ LOW to low Z ^[6]	0	–	ns
t _{HZOE}	$\overline{\text{OE}}$ HIGH to high Z ^[6, 7]	–	5	ns
t _{LZCE}	$\overline{\text{CE}}$ LOW to low Z ^[6]	3	–	ns
t _{HZCE}	$\overline{\text{CE}}$ HIGH to high Z ^[6, 7]	–	5	ns
t _{PU}	$\overline{\text{CE}}$ LOW to power-up	0	–	ns
t _{PD}	$\overline{\text{CE}}$ HIGH to power-down	–	10	ns
Write Cycle ^[8, 9]				
t _{WC}	Write cycle time	10	–	ns
t _{SCE}	$\overline{\text{CE}}$ LOW to write end	7	–	ns
t _{AW}	Address set-up to write end	7	–	ns
t _{HA}	Address hold from write end	0	–	ns
t _{SA}	Address set-up to write start	0	–	ns
t _{PWE}	$\overline{\text{WE}}$ pulse width	7	–	ns
t _{SD}	Data set-up to write end	5	–	ns
t _{HD}	Data hold from write end	0	–	ns
t _{LZWE}	$\overline{\text{WE}}$ HIGH to low Z ^[6]	3	–	ns
t _{HZWE}	$\overline{\text{WE}}$ LOW to high Z ^[6, 7]	–	5	ns

Notes

- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V.
- t_{POWER} gives the minimum amount of time that the power supply should be at stable, typical V_{CC} values until the first memory access can be performed.
- At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any given device.
- t_{HZOE} , t_{HZCE} , and t_{HZWE} are specified with a load capacitance of 5 pF as in part (c) of [Figure 2 on page 5](#). Transition is measured when the outputs enter a high impedance state.
- The internal Write time of the memory is defined by the overlap of $\overline{\text{CE}}$ LOW, and $\overline{\text{WE}}$ LOW. $\overline{\text{CE}}$ and $\overline{\text{WE}}$ must be LOW to initiate a Write, and the transition of either of these signals can terminate the Write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the Write.
- The minimum Write cycle time for Write Cycle no. 3 ($\overline{\text{WE}}$ controlled, $\overline{\text{OE}}$ LOW) is the sum of t_{HZWE} and t_{SD} .


Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions ^[10]	Min	Max	Unit
V_{DR}	V_{CC} for data retention	—	2.0	—	V
I_{CCDR}	Data retention current	$V_{CC} = V_{DR} = 2.0\text{ V}$, $\overline{CE} \geq V_{CC} - 0.3\text{ V}$, $V_{IN} \geq V_{CC} - 0.3\text{ V}$ or $V_{IN} \leq 0.3\text{ V}$	—	10	mA
$t_{CDR}^{[11]}$	Chip deselect to data retention time	—	0	—	ns
$t_R^{[12]}$	Operation recovery time	—	t_{RC}	—	ns


Data Retention Waveform

Figure 3. Data Retention Waveform



Switching Waveforms

Figure 4. Read Cycle No. 1 (Address Transition Controlled) ^[13, 14]



Notes

10. No inputs may exceed $V_{CC} + 0.3\text{ V}$.

11. Tested initially and after any design or process changes that may affect these parameters.

12. Full device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min.)} \geq 50\text{ }\mu\text{s}$ or stable at $V_{CC(min.)} \geq 50\text{ }\mu\text{s}$.

13. Device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.

14. \overline{WE} is HIGH for Read cycle.

Switching Waveforms (continued)

Figure 5. Read Cycle No. 2 (\overline{OE} Controlled) [15, 16]





Figure 6. Write Cycle No. 1 (\overline{CE} Controlled) [17, 18]



Notes

15. \overline{WE} is HIGH for Read cycle.
16. Address valid prior to or coincident with \overline{CE} transition LOW.
17. Data I/O is high impedance if $\overline{OE} = V_{IH}$.
18. If \overline{CE} goes HIGH simultaneously with \overline{WE} going HIGH, the output remains in a high-impedance state.

Switching Waveforms (continued)

Figure 7. Write Cycle No. 2 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ HIGH During Write) [19, 20]





Figure 8. Write Cycle No. 3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) [20]



Notes

19. Data I/O is high impedance if $\overline{\text{OE}} = V_{IH}$.
20. If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ going HIGH, the output remains in a high-impedance state.
21. During this period the I/Os are in the output state and input signals should not be applied.


Truth Table

\overline{CE}	\overline{OE}	\overline{WE}	I/O ₀ –I/O ₃	Mode	Power
H	X	X	High Z	Power-down	Standby (I_{SB})
L	L	H	Data out	Read	Active (I_{CC})
L	X	L	Data in	Write	Active (I_{CC})
L	H	H	High Z	Selected, outputs disabled	Active (I_{CC})

Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C1046DV33-10VXI	51-85033	32-lead (400-mil) Molded SOJ (Pb-free)	Industrial

Ordering Code Definitions




Please contact your local Cypress sales representative for availability of these parts.

Package Diagram

Figure 9. 32-pin SOJ (400 Mils) V32.4 (Molded SOJ V33) Package Outline, 51-85033

32 Lead (400 MIL) Molded SOJ V33



51-85033 *E

Acronyms

Acronym	Description
CMOS	complementary metal oxide semiconductor
CE	chip enable
I/O	input/output
OE	output enable
SOJ	small outline J-lead
SRAM	static random access memory
TTL	transistor-transistor logic
WE	write enable

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
μs	microsecond
mA	milliampere
ns	nanosecond
%	percent
pF	picofarad
V	volt
W	watt

Document History Page

Document Title: CY7C1046DV33, 4-Mbit (1 M × 4) Static RAM Document Number: 38-05611				
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change
**	307613	See ECN	RKF	New data sheet
*A	397134	See ECN	R XU	Changed from Advance to Preliminary Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Removed -15 Speed bin Corrected DC voltage limits in maximum ratings section from -0.5 to -0.3 V and $V_{CC} + 0.5$ V to $V_{CC} + 0.3$ V Redefined I_{CC} values for Com'l and Ind'l temperature ranges I_{CC} (Com'l): Changed from 100, 80 and 70 mA to 90, 80 and 75 mA for 8, 10 and 12 ns speed bins respectively I_{CC} (Ind'l): Changed from 80 and 70 mA to 90 and 85 mA for 10 and 12 ns speed bins respectively Removed footnote on rise time and added footnote on Operation Recovery Time (t_R) Corrected Typo in Truth Table from (I/O ₀ - I/O ₇) to (I/O ₀ to I/O ₃) Changed part names from V33 to V32 in the Ordering Information Table Removed L-Version Added Lead-Free Product Information Shaded Ordering Information Table
*B	459072	See ECN	NXR	Converted from Preliminary to Final Removed -8 and -12 speed bins Removed Commercial Operating Range product information Removed the PIn Definition table Changed the Capacitance value of input pins and I/O pins from 6 pF to 8 pF Updated the Thermal Resistance table Updated footnote #7 on High-Z parameter measurement Added footnote #11 Replaced Package Name column with Package Diagram in the Ordering Information table
*C	3059211	10/14/2010	PRAS	Added Ordering Code Definitions . Updated Package Diagram .
*D	3100106	12/02/2010	PRAS	Added Acronyms and Units of Measure . Minor edits and updated in new template.
*E	3432847	11/08/2011	TAVA	Updated Features . Updated Functional Description . Updated DC Electrical Characteristics . Updated Switching Waveforms . Updated Package Diagram .
*F	4574311	11/19/2014	TAVA	Added related documentation hyperlink in page 1. Updated Figure 9 in Package Diagram (spec 51-85033 *D to *E).

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc cypress.com/go/plc
Memory	cypress.com/go/memory
Optical & Image Sensing	cypress.com/go/image
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions

PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2005-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.