

Data sheet acquired from Harris Semiconductor SCHS100

CD40110B Types

CMOS Decade Up-Down Counter/Latch/Display Driver

High-Voltage Type (20-V Rating)





Features:


- Separate clock-up and clock-down lines-
- Capable of driving common cathode LEDs and other displays directly
- Allows cascading without any external circuitry
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full packagetemperature range; 100 nA at 18 V and 25° C

■ CD40110B is a dual_clocked up/down counter with a special preconditioning circuit that allows the counter to be clocked, via positive going inputs, up or down regardless of the state or timing (within 100 ns typ.) of the other clock line.

The clock signal is fed into the control logic and Johnson counter after it is preconditioned. The outputs of the Johnson counter (which include anti-lock gating to avoid being locked at an illegal state) are fed into a latch. This data can be fed directly to the decoder through the latch or can be strobed to hold a particular count while the Johnson counter continues to be clocked. The decoder feeds a seven-segment bipolar output driver which can source up to 25 mA to drive LEDs and other displays such as low-voltage fluorescent and incandescent lamps.

A short durating negative-going pulse appears on the BORROW output when the count changes from 0 to 9 or the CARRY output when the count changes from 9 to 0. At the other times the BORROW and CARRY outputs are a logic 1.

The CARRY and BORROW outputs can be tied directly to the clock-up and clock-down lines respectively of another CD40110B for easy cascading of several counters.



- Noise margin (full package-temperature range) =
 - 1 V at V_{DD} = 5 V
 - 2 V at V_{DD} = 10 V
 - 2.5 V at V_{DD} = 15 V
- 5 V, 10 V and 15 V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices".

Applications:

- Rate comparators
- General counting applications where display is desired
- Up-down counting applications where input pulses are random in nature

The CD40110B types are supplied in 16-lead dual-in-line ceramic packages (D and F suffixes), and 16-lead dual-in-line plastic package (E suffix), and also available in chip form, (H suffix).




Fig. 1 - Functional diagram.

MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to V _{SS} Terminal) INPUT VOLTAGE RANGE, ALL INPUTS	0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS	-0.5V to V _{DD} +0.5V
DC INPUT CURRENT, ANY ONE INPUT POWER DISSIPATION PER PACKAGE (PD):	
For T _A = -55°C to +100°C	
For T _A = -55°C to +100°C For T _A = +100°C to +125°C DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR T _A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	Derate Linearity at 12mW/°C to 200mW
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	
OPERATING-TEMPERATURE HANGE (TA):	55°C to +125°C
STORAGE TEMPERATURE RANGE (T _{stg}) LEAD TEMPERATURE (DURING SOLDERING): At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max	
At distance $1/16 \pm 1/32$ inch $(1.59 \pm 0.79$ mm) from case for 10s max	+265 ^o C

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

Ç	HARACTERISTIC	er en	V _{DD}	LIM MIN.	ITS MAX.	UNITS
Supply-Voltage Range (For TA =		3	18	V		
Clock Input Frequency (Sum of CLUP & CLDN Freqs.)	foliation (continued)		5 10 15		1 3 5	MHz
Clock Pulse Width tw			5 10 15	110 40 30	F 1 1	
Latch Enable Pulse Width	N	en e	5 10 15	110 30 24		ns
Reset Removal-Time		The second secon	5 10 15	550 200 130		
Reset Pulse Width			5 10 15	350 170 120	=	

enter de la companya de la companya

STATIC ELECTRICAL CHARACTERISTICS

	Conditions									11-14-			
Characteristic					LIMITS AT INDICATED TEMPERATURES (°C)						Units		
	IOH (mA)	Vон (V)	V _{IN} (V)	V _{DD} (V)	-55	-40	+85	+125	Min.	+25 Typ.	Max.		
		` '					450	450			_	···	
Quiescent Device			<u> </u>	5	5	5	150	150		0.04 0.04	5 10		
Current				10	10	10	300	300		0.04	20	μΑ	
Max. I _{DD}	=			15 20	100	20 100	600 3000	600 3000		0.04	100		
									-				
Output Voltage			0,5	5			.05			0	0.05		
Low-Level			0,10	10			.05			0	⊹0.05	V	
Max. V _{OŁ}		-	0,15	15		0.	.05			0	0.05		
		<u> </u>	0,5	5	_	_		_	_	4.55	_		
High-Level Min. VOH	_	_	0,10	10						9.55		V	
Min. VOH		_	0,15	15			_	_		14.55		·	
<u> </u>		I					_						
Input Low Voltage	_	0.5, 3.8		5			.5			 .	1.5	4	
Max. VIL		1, 8.8		10			3			=	3	٧	
***	-	1.5, 13.8		15	<u> </u>		4				4		
Innut Link Vala		0.5, 3.8	_	5		3	3.8		3.5	_	L —	V	
Input High Voltage Min. VIH		1, 8.8	_	10			7	- 1	7		_		
WING VIE	_	1.5, 13.8	-:	15			1		11				
]				_							
	-			Į I		.9		<u>4</u>	3.9	4.5			
	-5					65		.7	3.7	4.3			
	-10			5		55		65	3.65	4.25			
	-15 -20			1		.5	3	.5	3.6 3.45	4.15 4			
	-25	 			3.45 3.35 3.4 3.3		3,4	3.9		1 1			
	-23					. 4 75		.s 85	8.75	9.5			
7-Segment Outputs						45		55	8.55	9.3			
Output Drive	-10				1			42		.5	8.5	9.25	
Voltage, High	-15	_	_	10		.4		47	8.47	9.2		V	
Min. VOH	-20		_	†	8.4		8.40		8.45	9.1		†	
	-25			1	8.3		8.25		8.3	9	_		
						3.8		3.9	13.8	14.5			
	-5	<u> </u>		1	13	.65		.75	13.75	14.35	_		
	-10			15	13	3.6		.72	13.72	14.3			
	-15		_	J '		3.6	13	3.7	13.7	14.2			
	-20]		3.6		3.6	13.65	14.1			
	-25				13	3.3	13	.25	13.3	14.0			
7-Segment Outputs				_					,				
Output Low		0.4	0,5	5	1.28	1.22	0.84	0.72	1	2	 -		
(Sink) Current	<u> </u>	0.5	0, 10	10	3.2	3	2.2	1.8	2.6	5.2	<u> </u>		
Min. IOL	-	1.5	0, 15	15	8.4	8	5.6	4.8	6.8	13.6	_	}	
The second	1	 	-	 	 	 		·				Ì	
Carry Outputs Output Low		0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1		1	
(Sink) Current		0.5	0, 10	10	1.6	1.5	1.1	0.9	1.3	2.6		mA	
Min. IOL	_	1.5	0, 15	15	4.2	4	2.8	2.4	3.4	6.8	_		
Output High		4.6	0, 5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1			
(Source) Current		2.5	0, 5	5	-2	-1.8	-1.3	-1,15	-1.6	-3.2		1	
Min. IOH		9.5	0, 10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6		l	
3.	_	13.5	0, 15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	_		
Input Current Max. I _{IN}	-	0, 18	0, 18	18	±0.1	±0.1	±1	±1	_	±10 ⁻⁵	±0.1	μΑ	

 $[\]blacksquare$ 0(10 μ A)




Fig. 2 - Logic diagram with flip-flop and output-driver details. (cont'd on page 5)






Fig. 2 - Logic diagram with flip-flop and output-driver details.

DISPLAY SEGMENTS



TERMINAL ASSIGNMENT



DYNAMIC ELECTRICAL CHARACTERISTICS at TA = 25° C, input $t_{\rm f}$, $t_{\rm f}$ = 20 ns, CL = 50 pF, RL = 200 k Ω

CHARACTERISTI	V _{DD}	MIN.	LIMITS TYP.	MAX.	UNITS	
Clock Up/Clock Down						
Propagation Delay Time: Clock to Carry or Borrow	^t PLH, ^t PHL	5 10 15	<u>-</u> <u>:</u>	300 100 70	600 200 140	
Clock to Segment	tPLH, tPHL	5 10 15	_ 	925 360 250	1850 720 500	ns
Minimum Clock Pulse Width		5 10 15	_ _ _	55 20 15	110 40 30	
Maximum Clock Input Frequency (Sum of CLup & CLDN F)	fcL	5 10 15	1 3 5	2.5 6 8.5	_ _ _	MHz
Minimum Toggle Enable Pulse Width		5 10 15	_ 	175 75 55	350 150 110	
Minimum Latch Enable Pulse Width		5 10 15	_ _ _	55 15 12	110 30 24	
Output Pulse Width: Carry		5 10 15	115 60 40	230 120 75	_	
Borrow		5 10 15	140 65 45	275 130 85		ns
Transition Time: Carry or Borrow	tTLH, tTHL	5 10 15	_ _ _	85 45 30	170 90 60	
Minimum Delay Time Between CLUP & CLDN		5 10 15	_ _	100 80 60	_ _ _	
Maximum Clock Rise or Fall Time	t _r CL, t _f CL	5 10 15	<u>-</u> -	<u>-</u>	15 15 15	μs
Reset						
Propagation Delay Time Reset to Output	tPLH, tPHL	5 10 15	-	650 350 160	1300 700 320	
Minimum Reset Removal Time	·	5 10 15	_ _ _	-275 -100 -65	0 0 0	ns
Minimum Reset Pulse Width		5 10 15		175 85 60	350 170 120	

TRUTH TABLE

CLOCK	CLOCK	LATCH ENABLE	TOGGLE ENABLE	RESET	COUNTER	DISPLAY
	x	0	0	0	Increments by 1	Follows Counter
×		0	. 0	0	Decrements by 1	Follows Counter
		×	* X	0	No Change	No Change
X	X	1	X	1	Goes to 00000	Remains Fixed
X	X	0	X	1 (\$4.70)	Goes to 00000	Follows Counter (Display = 1/2)
X	X	х	. 1	0	Inhibited	Remains Fixed
	х	1	0	0	Increments by 1	Remains Fixed
<u> </u>		1	0	0	Decrements by 1	Remains Fixed

X = Don't Care

^{*} Typically 100 ns between clock-up and clock-down positive transitions are required to ensure proper counting.




Fig. 3 - Typical carry or borrow output low (sink) current characteristics.




Fig. 5 - Typical carry or borrow output high (source) current characteristics.




Fig. 4 - Minimum carry or borrow output low (sink) current characteristics.




Fig. 6 - Minimum carry or borrow output high (source) current characteristics.

^{1 =} High State

^{0 =} Low State




Fig. 7 - Typical carry or borrow transition time vs. load capacitance.




Fig. 9 - Voltage across bipolar transistor vs. output source current.




Fig. 11 - Dynamic power dissipation test circuit.




Fig. 13 - Input current.




Fig. 8 - Typical carry or borrow propagation delay time vs. load capacitance.




Fig. 10 - Typical dynamic power dissipation vs. frequency.




Fig. 12 - Quiescent device current.




Fig. 14 - Input voltage.





Fig. 15 - Cascading diagram.



Dimensions and pad layout for CD40110B.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10⁻³ inch).



PACKAGE OPTION ADDENDUM

12-Jan-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins I	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CD40110BE	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD40110BEE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated