AIF - 300Vin, 600W, DC-DC Converter Module

The single output AIF is an isolated, single output DC to DC converter module, providing up to 600W output with a maximum baseplate operating temperature of 100°C with no derating. The AIF features full safety isolated low voltage secondary side control and Astec Linear Programming (ALP™) or through I^2C bus for convenient adjustment of the module's parameters.

Special Features

- **600W continuous power at 100°C baseplate temperature**
- **108W/in3 (6.6W/cm3)**
- **High efficiency - 5V@90%, 12V@87%**
- **Low output ripple and noise**
- **Positive and Negative Enable function**
- **Excellent transient response**
- **OVP, OCP, V Adj control with ALP™ analog mode linear control, or through I^2C bus for digital mode control.**
- **Paralleable with accurate current sharing**
- **Switching Frequency 400KHz**

Electrical Parameters

Input	
Input range	**250 - 420 VDC**
Input Surge	**450V / 100ms**
Efficiency	**90%@5.0V (Typical)**
Output	
Regulation	**0.2% typical down to no load**
Noise / Ripple	**100mV typical (below 5V)** **2% typical (5V and above)**
Control	
Voltage Adjust	**80 to 120% for 5V, 12V, 15V, 24V** **50% to 110% for 1.8V – 3.3V**
Enable	**TTL compatible (positive & negative enable options)**
Current Limit Adjust	**20 to 100%**
Over Voltage Protection Adjust	**110 to 150% Vo**

Safety

UL, cUL	**60950 Recognized**
TUV	**EN60950 Licensed**

Environmental Specifications

-20°C to 100°C Operating Baseplate Temperature
-55°C to 125°C Storage Temperature
MTBF > 0.3Mhours
Pb-free reflow compatible and ROHS Compliant

Electrical Specifications

STANDARD TEST CONDITION on a single module unless otherwise indicated, specifications apply over all operating input voltage and temperature conditions.

T_{amb}	25°C
Vin	300 V± 2%
Enable	connect to -SENSE (for models with suffix "N")
Enable	Open (for models without suffix "N")
CLK IN	Open
CLK OUT	Open
CSHARE	Open
Iout	75% $I_{o\ max}$ ± 2%
+Sense	connect to +Vout
-Sense	connect to -Vout
V ADJ	Open
C MON	Open
TEMP MON	Open
C LIM ADJ	Open
OVP ADJ	Open
PG/ID	Open
I/P Cap requirement	68υF/450V min.

ABSOLUTE MAXIMUM RATINGS

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operational sections of the IPS. Exposure to absolute maximum ratings for extended periods can adversely affect device reliability.

Parameter	Device	Symbol	Min	Typ	Max	Unit
Input Voltage:						
Continuous:	All	V_I	250	-	420	V_{dc}
Transient (100ms)	All	$V_{I,\ trans}$		-	450	V_{dc}
Operating Baseplate Temperature	All	Tc	-20	-	100	°C
Start up Baseplate Temperature	All	-	-40	-	100	°C
Storage Temperature	All	T_{STG}	-55	-	125	°C
Operating Humidity	All	-	15	-	95	%
I/O Isolation	All	-	2700	-	-	V_{dc}

INPUT SPECIFICATIONS

Parameter	Device	Symbol	Min	Typ	Max	Unit
Operating Input Voltage	All	V_I	250	300	420	V_{dc}
Undervoltage Lockout (I_o = 10% $I_{o\ max}$)						
Turn-on Point	All	-	205	-	245	V
Turn-off Point	All	-	175	-	215	V
Input Current [1] ($V_I = V_{I\ min}$, $I_o = I_{o\ max}$, $V_o = V_{o\ nom}$)	AIF120Y300-L/N-L/-NTL	$I_{I\ max}$	-	-	1.14	A
	AIF120F300-L/N-L/-NTL	$I_{I\ max}$	-	-	2.0	A
	AIF80A300-L/N-L/-NTL	$I_{I\ max}$	-	-	1.9	A
	AIF50B300-L/N-L/-NTL	$I_{I\ max}$	-	-	2.8	A
	AIF40C300-L/N-L/-NTL	$I_{I\ max}$	-	-	2.8	A
	AIF25H300-L/N-L/-NTL	$I_{I\ max}$	-	-	2.8	A
(V_I = 0 to $V_{I\ max}$, $I_o = I_{o\ max}$, $V_o = V_{o\ nom}$)	AIF120Y300-L/N-L/-NTL	$I_{I\ max}$	-	-	1.3	A
	AIF120F300-L/N-L/-NTL	$I_{I\ max}$	-	-	2.3	A
	AIF80A300-L/N-L/-NTL	$I_{I\ max}$	-	-	2.3	A
	AIF50B300-L/N-L/-NTL	$I_{I\ max}$	-	-	3.4	A
	AIF40C300-L/N-L/-NTL	$I_{I\ max}$	-	-	3.4	A
	AIF25H300-L/N/-L-NTL	$I_{I\ max}$	-	-	3.4	A
Input Reflected-Ripple [2] Current (5Hz to 20MHz: 12µH source impedance: T_{amb} = 25°C.)	AIF120Y300-L/N-L/-NTL	I_I	-	20	-	mAp-p
	AIF120F300-L/N-L/-NTL	I_I	-	20	-	mAp-p
	AIF80A300-L/N-L/-NTL	I_I	-	20	-	mAp-p
	AIF50B300-L/N-L/-NTL	I_I	-	30	-	mAp-p
	AIF40C300-L/N-L/-NTL	I_I	-	30	-	mAp-p
	AIF25H300-L/N/-L-NTL	I_I	-	30	-	mAp-p
Inrush Transient [3]	All	I^2t	-	-	2.8	A^2s
Break Regulation	All	-	-	215	245	V
CLK IN						
Frequency	All	-	720	800	880	kHz
Voltage Level (internal ac coupled)	All	-	3.3	-	5.5	V_{p-p}
Enable						
Positive Logic	Without suffix "N"					
Low Logic - Module Off		Venable	0	-	0.7	V
High Logic - Module On		Venable	2	-	10	V
Negative Logic	With suffix "N"					
Low Logic - Module On		Venable	0	-	0.7	V
High Logic - Module Off		Venable	2	-	10	V
Enable Low Sourced Current (V_{enable} = 0.7V)	All	-	-	-	150	µA
Turn-On Delay		-	-	-	30	mS

INPUT SPECIFICATIONS *(continued))*

Parameter	Device	Symbol	Min	Typ	Max	Unit
No load input power	AIF120Y300-L/N-L/-NTL	-	-	-	25	W
	AIF120F300-L/N-L/-NTL	-	-	-	25	W
	AIF80A300-L/N-L/-NTL	-	-	-	25	W
	AIF50B300-L/N-L/-NTL	-	-	-	5	W
	AIF40C300-L/N-L/-NTL	-	-	-	5	W
	AIF25H300-L/N/-L-NTL	-	-	-	5	W
Turn-On Time ($I_o = I_{o\,max}$; V_o within 1%) (No O/P capacitance)	All	-	-	-	350	mS
Input Capacitance	All	-	-	0.6	0.8	µF

OUTPUT SPECIFICATIONS

Parameter	Device	Symbol	Min	Typ	Max	Unit
Output Voltage Setpoint ($V_I = V_{I\,min}$ to $V_{I\,max}$: $I_o = I_{o\,max}$; T_{amb} = 25°C)	AIF120Y300-L/N-L/-NTL	$V_{o\,set}$	1.782	-	1.818	V
	AIF120F300-L/N-L/-NTL	$V_{o\,set}$	3.267	-	3.333	V
	AIF80A300-L/N-L/-NTL	$V_{o\,set}$	4.950	-	5.050	V
	AIF50B300-L/N-L/-NTL	$V_{o\,set}$	11.88	-	12.12	V
	AIF40C300-L/N-L/-NTL	$V_{o\,set}$	14.85	-	15.15	V
	AIF25H300-L/N/-L-NTL	$V_{o\,set}$	23.76	-	24.24	V
Output Voltage Adjust [4]						
V_{adj} = 0V	AIF120Y300-L/N-L/-NTL	-	48	50	52	% Vo
	AIF120F300-L/N-L/-NTL	-	48	50	52	% Vo
	AIF80A300-L/N-L/-NTL	-	78	80	82	% Vo
	AIF50B300-L/N-L/-NTL	-	78	80	82	% Vo
	AIF40C300-L/N-L/-NTL	-	78	80	82	% Vo
	AIF25H300-L/N/-L-NTL	-	78	80	82	% Vo
V_{adj} = 2V	AIF120Y300-L/N-L/-NTL	-	108	110	112	% Vo
	AIF120F300-L/N-L/-NTL	-	108	110	112	% Vo
	AIF80A300-L/N-L/-NTL	-	118	120	122	% Vo
	AIF50B300-L/N-L/-NTL	-	118	120	122	% Vo
	AIF40C300-L/N-L/-NTL	-	118	120	122	% Vo
	AIF25H300-L/N/-L-NTL	-	118	120	122	% Vo
Output Regulation:						
Line	AIF120Y300-L/N-L/-NTL	-	-	-	10	mV
	AIF120F300-L/N-L/-NTL	-	-	-	10	mV
	AIF80A300-L/N-L/-NTL	-	-	-	0.2	%
	AIF50B300-L/N-L/-NTL	-	-	-	0.2	%
	AIF40C300-L/N-L/-NTL	-	-	-	0.2	%
	AIF25H300-L/N/-L-NTL	-	-	-	0.2	%
Load	AIF120Y300-L/N-L/-NTL	-	-	-	10	mV
	AIF120F300-L/N-L/-NTL	-	-	-	10	mV
	AIF80A300-L/N-L/-NTL	-	-	-	0.2	%
	AIF50B300-L/N-L/-NTL	-	-	-	0.2	%
	AIF40C300-L/N-L/-NTL	-	-	-	0.2	%
	AIF25H300-L/N/-L-NTL	-	-	-	0.2	%

OUTPUT SPECIFICATIONS *(continued)*

Parameter	Device	Symbol	Min	Typ	Max	Unit
Temperature Coefficient (Tc = -40°C to +100°C)	All	-	-	-	0.02	$\%V_o$/°C
Output Ripple and Noise Peak-to-Peak (5 Hz to 20MHz)	AIF120Y300-L/N-L/-NTL	-	-	-	100	mV_{p-p}
	AIF120F300-L/N-L/-NTL	-	-	-	100	mV_{p-p}
	AIF80A300-L/N-L/-NTL	-	-	-	100	mV_{p-p}
	AIF50B300-L/N-L/-NTL	-	-	-	240	mV_{p-p}
	AIF40C300-L/N-L/-NTL	-	-	-	300	mV_{p-p}
	AIF25H300-L/N/-L-NTL	-	-	-	480	mV_{p-p}
External Load Capacitance	AIF120Y300-L/N-L/-NTL	-	-	-	20,000	µF
	AIF120F300-L/N-L/-NTL	-	-	-	33,000	µF
	AIF80A300-L/N-L/-NTL	-	-	-	10,000	µF
	AIF50B300-L/N-L/-NTL	-	-	-	10,000	µF
	AIF40C300-L/N-L/-NTL	-	-	-	3,300	µF
	AIF25H300-L/N/-L-NTL	-	-	-	10,000	µF
Output Current	AIF120Y300-L/N-L/-NTL	I_o	0	-	120	A
	AIF120F300-L/N-L/-NTL	I_o	0	-	120	A
	AIF80A300-L/N-L/-NTL	I_o	0	-	80	A
	AIF50B300-L/N-L/-NTL	I_o	0	-	50	A
	AIF40C300-L/N-L/-NTL	I_o	0	-	40	A
	AIF25H300-L/N/-L-NTL	I_o	0	-	25	A
Output Current Monitor						
Imon at Io max	All	-	0.9	1.0	1.1	mA
Monitored Io Range	All	-	20	-	100	$\%I_{o\ max}$
Imon Compliance Voltage	All	-	-	-	5.0	V
Output Current-limit Inception (V_o = 97% $V_{o\ set\ nom}$)	All	I_o	105	-	115	$\%I_{o\ max}$
Output Current Limit Adjust	All	-	20	-	100	$\%\ I_{o\ max}$
Current Share Accuracy (CShare connected together, $I_o \geq 80\%\ I_{o\ max}$)	All	-	-	±3	±10	$\%\ I_{avg}$
No. of Parallel Unit [5]	All	-	-	-	10	pcs
Over Current Protection Level (V_o dropped to 97% of $V_{o\ nom}$) (Constant Current)	All	-	105	110	115	$\%\ I_{o\ max}$
Over Voltage Protection Level (Latch Mode)	All	-	110	115	120	$\%\ V_o$
Overvoltage Protection Adjust	All	-	110	-	150	$\%\ V_o$
Over Temperature Protection Trip Point – shut down and auto-recovery	All	-	105	-	120	°C
Autocovery temperature (Baseplate Temperature)		-	85	-	100	°C
Internal Temperature Monitor						
Temperature Coefficient	All	-	9.8	10.0	10.2	mV/°C
Source Impedance	All	-	-	1	-	kΩ

OUTPUT SPECIFICATIONS *(continued)*

Parameter	Device	Symbol	Min	Typ	Max	Unit
Efficiency ($V_I = V_{Inom}$, $I_o = I_{o\,max}$, $T_{amb} = 25°C$)	AIF120Y300-L/N-L/-NTL	-	80	-	-	%
	AIF120F300-L/N-L/-NTL	-	87	89	-	%
	AIF80A300-L/N-L/-NTL	-	88	90	-	%
	AIF50B300-L/N-L/-NTL	-	86	87	-	%
	AIF40C300-L/N-L/-NTL	-	90	-	-	%
	AIF25H300-L/N/-L-NTL	-	90	-	-	%
Output Power	AIF120Y300-L/N-L/-NTL	P_o	-		216	W
	AIF120F300-L/N-L/-NTL	P_o	-		396	W
	AIF80A300-L/N-L/-NTL	P_o	-		400	W
	AIF50B300-L/N-L/-NTL	P_o	-		600	W
	AIF40C300-L/N-L/-NTL	P_o	-		600	W
	AIF25H300-L/N/-L-NTL	P_o	-		600	W
Step-load Excursion (25% to 75% load change @1A/µS, recovery to 1%V_o; $V_I = V_{I\,nom}$; $T_{amb} = 25°C$)	AIF120Y300-L/N-L/-NTL	-	-	-	150	mV
	AIF120F300-L/N-L/-NTL	-	-	-	165	mV
	AIF80A300-L/N-L/-NTL	-	-	-	250	mV
	AIF50B300-L/N-L/-NTL	-	-	-	600	mV
	AIF40C300-L/N-L/-NTL	-	-	-	750	mV
	AIF25H300-L/N/-L-NTL	-	-	-	1200	mV
Step-load Response (25% to 75% load change @1A/µS, recovery to 1% Vo; $V_I = V_I$ nom; Tamb = 25°C; measure from end of transition)	All	-	-	-	250	µS
Turn-on Output Voltage Overshoot ($I_o = I_{o\,max}$; $T_{amb} = 25°C$; no external O/P capacitor)	All	-	-	3	5	% V_o
Short Circuit Current (Hiccup Mode or Continual Mode, current measure at continual steady state level or bounce steady pk level)	All	-	-	-	150	% $I_{o\,max}$
Switching Frequency	All	-	360	400	440	kHz
CLK OUT	All					
Frequency		-	720	800	880	kHz
Voltage Level (internal ac coupled)		-	3.3	-	5.5	V_{p-p}
No. of Fan Out Unit		-	-	-	2	pcs.
Turn-Off negative voltage (Resistive loading, wire length of 10cm)	All	-	-	-	-0.7	V

OUTPUT SPECIFICATIONS *(continued)*

Parameter	Device	Symbol	Min	Typ	Max	Unit
Power Good Monitor PG/ID Low (Power Fault, $I_{sink} \leq 10mA$)	All	-	-	-	0.2	V
PG/ID Internal Pull-up Resistance to V_O	AIF120Y300-L/N-L/-NTL	-	1.76	1.8	1.84	kΩ
	AIF120F300-L/N-L/-NTL	-	3.23	3.3	3.37	kΩ
	AIF80A300-L/N-L/-NTL	-	4.99	5.1	5.21	kΩ
	AIF50B300-L/N-L/-NTL	-	11.7	12	12.3	kΩ
	AIF40C300-L/N-L/-NTL	-	14.7	15	15.3	kΩ
	AIF25H300-L/N/-L-NTL	-	23.5	24	24.5	kΩ

Notes:
1. An input line fuse is recommended for use (e.g. Littelfuse type, 10A 250V FB).
2. External input capacitance required. See Figure 1 for the Input Reflected-Ripple Current Test Setup.
3. See Figure 2 for the Inrush Current Test Setup. Input capacitor with 68uF/450Vmin must always be added.
4. The combination of remote sense and trim do not exceed a total of 0.5V.
5. See Figure 4 for modules in parallel connection.

ISOLATION SPECIFICATIONS

Parameter	Device	Symbol	Min	Typ	Max	Unit
Isolation Capacitance	All	-	-	300	-	PF
Isolation Resistance	All	-	10	-	-	MΩ

INSULATION SPECIFICATIONS

Parameter	Min	Typ	Max	Unit
Input to Output @ 500VDC	10	-	-	MΩ
Input to Baseplate @ 500VDC	10	-	-	MΩ
Output to Baseplate @ 500VDC	10	-	-	MΩ

SAFETY AGENCY

Parameter	Device	
Safety Approval	All	UL/cUL 60950, 3rd Edition – Recognized EN 60950 through TUV

Electrical Specifications *(continued)*

SHOCK AND VIBRATION

Vibration test

Endurance random vibration (non-operating)
Random vibration shall be applied at the following test condition:

Frequency range	10 – 200Hz; 200 – 2000Hz
PSD	$0.01g^2$/Hz; $0.003g^2$/Hz
Acceleration	2.5g RMS (typical level)
Duration	20 mins per axis

Endurance random vibration (operating)
Random vibration shall be applied at the following test condition with the unit at operating mode at nominal lines and full load condition, with POK monitored:

Frequency range	10 – 500Hz
PSD	$0.002g^2$/Hz flat
Acceleration	1g RMS
Duration	20 mins per axis

Shock test
The non-operating test condition is selected as typical of:

Acceleration	30g
Pulse	Halfsine
Duration	6ms minimum
Directions	all 6 faces, 3 times in each positive and negative directions

The operating test condition is selected as typical of:

Acceleration	4g
Pulse	Halfsine
Duration	22ms minimum
Directions	all 6 faces, 3 times in each positive and negative directions

ESD

Contact discharge	6KV
Air discharge	8KV

EMC (CONDUCTED)
CLASS CISPR22 A – This is a system test and not a component level test. See Figure 5 for the recommed EMI Filter Schematic.

Electrical Specifications *(continued)*



Figure 1. Measure input reflected-ripple current with a simulated source inductance of 12 µH.



Figure 2. Measure input inrush current with a simulated source inductance of 12 µH and input bulk capacitor of 68 µF.

Electrical Specifications *(continued)*



Figure 3. Module Connection for Single Operation (View from baseplate).



Figure 4. Modules Connection for Parallel Operation (View from baseplate).

Electrical Specifications *(continued)*



Figure 5.1. Recommend EMI Filter Schematic



Figure 5.2. Conduct EMI scan (**without filter**)

Performance Curves

AIF120Y300N-L



Figure 6. Efficiency vs. Load Current at Baseplate Temperature (T_B) = 45°C.



Figure 7. Power Dissipation vs. Load Current at Baseplate Temperature (T_B) = 45°C.



Figure 8. Output Ripple Waveform, Vin = 300V, Io = 120A, at Baseplate Temperature (T_B) = 45°C.



Figure 9. Clock Out Waveform, Vin = 300V, at Baseplate Temperature (T_B) = 45°C.

Performance Curves

AIF120Y300N-L *(continued)*



Figure 10. Transient Response-Vout Deviation (Hi-Lo) at Baseplate Temperature (T_B) = 45°C.



Figure 11. Transient Response-Vout Deviation (Lo-Hi) at Baseplate Temperature (T_B) = 45°C.

TBA

Figure 12. Turn-on Time (Enable to Output)



Figure 13. Turn-on Time (Input to Output) at Baseplate Temperature (T_B) = 45°C.

Performance Curves

AIF120F300N-L

TBA

Figure 14. Efficiency vs. Load Current

TBA

Figure 15. Power Dissipation vs. Load Current

TBA

Figure 16. Output Ripple Waveform

TBA

Figure 17. Clock Out Waveform

Performance Curves

AIF120F300N-L *(continued)*

TBA

Figure 18. Transient Response-Vout Deviation (Hi-Lo)

TBA

Figure 19. Transient Response-Vout Deviation (Lo-Hi)

TBA

Figure 20. Turn-on Time (Enable to Output)

TBA

Figure 21. Turn-on Time (Input to Output)

Performance Curves

AIF80A300N-L



Figure 22. Efficiency vs. Load Current at Ambient Temperature (T_A) = 25°C.



Figure 23. Power Dissipation vs. Load Current at Ambient Temperature (T_A) = 25°C.



Figure 24. Output Ripple Waveform, Vin = 300V, Io = 80A, at Ambient Temperature (T_A) = 25°C.



Figure 25. Clock Out Waveform, Vin = 300V, at Ambient Temperature (T_A) = 25°C.

Performance Curves

AIF80A300N-L *(continued)*



Figure 26. Transient Response-Vout Deviation (Hi-Lo) at Ambient Temperature (T_A) = 25°C.



Figure 27. Transient Response-Vout Deviation (Lo-Hi) at Ambient Temperature (T_A) = 25°C.



Figure 28. Turn-on Time (Enable to Output), Vin = 300V, Io = 80A, at Ambient Temperature (T_A) = 25°C.



Figure 29. Turn-on Time (Input to Output), Vin = 300V, Io = 80A, at Ambient Temperature (T_A) = 25°C.

Performance Curves

AIF50B300N-L



Figure 30. Efficiency vs. Load Current at Baseplate Temperature (T_B) = 45°C.



Figure 31. Power Dissipation vs. Load Current at Baseplate Temperature (T_B) = 45°C.



Figure 32. Output Ripple Waveform, Vin = 300V, Io = 50A, at Ambient Temperature (T_A) = 25°C.



Figure 33. Clock Out Waveform, Vin = 300V, at Ambient Temperature (T_A) = 25°C.

Performance Curves

AIF50B300N-L *(continued)*



Figure 34. Transient Response-Vout Deviation (Hi-Lo) at Ambient Temperature (T_A) = 25°C.



Figure 35. Transient Response-Vout Deviation (Lo-Hi) at Ambient Temperature (T_A) = 25°C.



Figure 36. Turn-on Time (Enable to Output), Vin = 300V, Io = 50A, at Ambient Temperature (T_A) = 25°C.



Figure 37. Turn-on Time (Input to Output), Vin = 300V, Io = 50A, at Ambient Temperature (T_A) = 25°C.

Performance Curves

AIF40C300N-L



Figure 38. Efficiency vs. Load Current at Baseplate Temperature (T_B) = 25°C.



Figure 39. Power Dissipation vs. Load Current at Baseplate Temperature (T_B) = 25°C.



Figure 40. Output Ripple Waveform, Vin = 300V, Io = 40A, at Ambient Temperature (T_A) = 25°C.



Figure 41. Clock Out Waveform, Vin = 300V, at Ambient Temperature (T_A) = 25°C.

Performance Curves

AIF40C300N-L *(continued)*



Figure 42. Transient Response-Vout Deviation (Hi-Lo) at Ambient Temperature (T_A) = 25°C.



Figure 43. Transient Response-Vout Deviation (Lo-Hi) at Ambient Temperature (T_A) = 25°C.



Figure 44. Turn-on Time (Enable to Output), Vin = 300V, Io = 40A, at Ambient Temperature (T_A) = 25°C.



Figure 45. Turn-on Time (Input to Output), Vin = 300V, Io = 40A, at Ambient Temperature (T_A) = 25°C.

Performance Curves

AIF25H300N-L



Figure 46. Efficiency vs. Load Current at Baseplate Temperature (T_B) = 45°C.



Figure 47. Power Dissipation vs. Load Current at Baseplate Temperature (T_B) = 45°C.



Figure 48. Output Ripple Waveform, Vin = 300, Io = 25A, at Baseplate Temperature (T_B) = 45°C.



Figure 49. Clock Out Waveform at Baseplate Temperature (T_B) = 45°C.

Performance Curves

AIF25H300N-L *(continued)*



Figure 50. Transient Response-Vout Deviation at Baseplate Temperature (T_B) = 45°C.



Figure 51. Transient Response-Vout Deviation at Baseplate Temperature (T_B) = 45°C.



Figure 52. Turn-on Time (Enable to Output), Vin = 300V, Io = 25A, at Baseplate Temperature (T_B) = 45°C.



Figure 53. Turn-on Time (Input to Output), Vin = 250V, at Baseplate Temperature (T_B) = 45°C.

Basic Operation and Features

Remote Sense (+SENSE, -SENSE)

Connect the +SENSE and –SENSE pins of the module directly to the load to allow the module to compensate for the voltage drop across the conductors carrying the load current. If remote sensing is not required (for example if the load is close to the module) the sense pins should be connected directly to the module's output pins to ensure accurate regulation.

Note: If the sense leads fail open circuit, the module will revert to local sense at the output pins. Incorrect connection of sense leads may damage the module. Remote Sense compensation at nominal V_O only.



Enable Control (ENABLE)

The enable pin is a TTL compatible input used to turn the output of the module on or off. For models without suffix "N", the output is enabled when the ENABLE pin open or driven to a logic high >2V, and disabled when the ENABLE pin is connected to –SENSE or driven to a logic low of < 0.7V. For models with suffix "N", the output is enabled when the ENABLE pin is connected to –SENSE or driven to a logic low of < 0.7V, and disabled when the ENABLE pin is open or driven to a logic high > 2V.



Basic Operation and Features *(continued)*

Output Voltage Adjustment (V ADJ)

The output voltage of the module may be accurately adjusted by up -50%, +20% of the nominal factory set output. Adjustment is carried out using either an external voltage source (0 to 2V, capable of sinking 1mA) or resistor (0 to 2K) connected between VADJ and –SENSE.



Over Current Protection (OCP) and Current Limit Adjustment (C LIM ADJ)

A constant current limiting circuit protects the module under overload or short circuit conditions. Module will operate back normally once the overload/fault is removed.

With the C LIM ADJ pin left unconnected, the current limit is factory set to 115% of the module's rated output. Current limit may be adjusted across the range from 20% to 100% using an external voltage source (0.8 to 4V, capable of sinking 1mA) or a resistor (800R to 4K) connected between
C LIM ADJ and –SENSE.



Basic Operation and Features *(continued)*

Overvoltage Protection (OVP) and Overvoltage Protection Adjustment (OVP ADJ)

An independent overvoltage circuit monitors the module's output pins and will shut the module down in the event of an internal or external fault which causes the output voltage to rise above the preset limit. The module is reset by removing and re-applying the input power or toggle the ENABLE OFF/ON.

The overvoltage set point may be adjusted between 10% and 50% above the output voltage (Vo), and automatically tracks adjustments made to the output voltage using V ADJ.

OVP ADJ should be used to increase the OVP margin when the voltage drop between power output pins and remote sense is more than 0.2V.





Basic Operation and Features *(continued)*

Power Good / Identification (PG/ID)



This pin provides an indication that the module's converters are working, and can also be used to identify the factory set output voltage of the module. The PG/ID pin goes high to the level of the output voltage (Vo) to indicate that the module is operating and delivering power. The output goes low if the converters stop operating due to a fault such as an overtemperature or overvoltage condition. The PG/ID pin will also go low if the module is disabled via the ENABLE pin or under light load condition.

The resistance between the PG/ID pin and the +ve output of the module can be used to identify the module with no power applied according to the table:

Model Number	Resistance (kΩ)
AIF120Y300-L/N-L/-NTL	1.8
AIF120F300-L/N-L/-NTL	3.3
AIF80A300-L/N-L/-NTL	5.1
AIF50B300-L/N-L/-NTL	12
AIF40C300-L/N-L/-NTL	15
AIF25H300-L/N-L/-NTL	24

Clock Signals (CLK IN, CLK OUT)



The module's internal clock is accurate and stable over its full operating range and synchronization is not normally required, but it can reduce noise in paralleled systems.

Clock signals can be wired in series (the CLK OUT pin of one module to the CLK IN pin of the next etc) in which case all the modules will be synchronized with the first module in the chain. Alternatively, an external clock signal of 5Vpk-pk at 800KHz ±10% can be connected to the CLK IN pins of all the modules.

If the clock input to any module fails, the module will automatically switch back to its internal clock and will continue to operate normally. The CLK IN and CLK OUT signals are AC coupled, so any module can clock another module regardless of polarity.

Basic Operation and Features *(continued)*

Current Share (CSHARE)

To ensure that all modules in a parallel system accurately share current, the C SHARE pins on each module should be connected together.

The voltage on the C SHARE pins represents the average load current per module. Each module compares this average with its own current and adjusts its output voltage to correct the error. In this way the module maintains accurate current sharing.

Note: The –SENSE and +SENSE pins of each module must also be connected together to ensure accurate current sharing.



Current Monitoring (C MON)

The C MON pin provides an indication of the amount of current supplied by the module. The output of the C MON pin is a current source proportional to the output current of the module, where 0.2 to 1mA = 20 to 100% Iorated.

The C MON output can be paralleled with C MON outputs from other modules to indicate the total current supplied in a paralleled system.



Basic Operation and Features *(continued)*

Temperature Monitoring (TEMP MON)

The TEMP MON pin provides an indication of the module's internal temperature. The voltage at the TEMP MON pin is proportional to the temperature of the module baseplate at 10mV per °C, where:

Module temperature (°C) = (Vtemp mon X 100) – 273

The temperature monitor signal can be used by thermal management systems (e.g. to control a variable speed fan). It can also be used for overtemperature warning .



Overtemperature Protection (OTP)

If the module's baseplate temperature exceeds 110°C, the module will be latched. Module will operate back normally once the temperature drop below 100°C

I^2C Digital Control (DCS, I^2C CLK, I^2C DATA)

The module shall be capable to be controlled by I^2C interface, which is SMBus compatible, via I^2C CLK and I^2C DATA pins. These two pins share the same pin location of CLIM ADJ and V ADJ pins respectively. Digital control is selected when Digital Control Select (DCS) pin voltage is between 2V - 4V. When digital control is selected, analog adjust pin function is disabled. DCS signal shall only be applied when the module is powered off or disabled. An external 10k pull-up resistor is necessary for each I^2C CLK, and I^2C DATA pin, for 100kHz I^2C bus frequency.



Basic Operation and Features *(continued)*

I²C COMMUNICATION PROTOCOL

Command word

Command word is sent by master system to inform slave device that what kind of operation the master like to do. It is a 16-bit data. Bit 0 to bit 9 indicate the data need to transfer (e.g. the value of OV_ADJ). As there are two different lengths of data, one is 8-bit and the other is 10-bit. So, if 10-bit data is transmitting/receiving, whole 10 bits (DATA9 – DATA0) will be used. In 8 bits case, only the least significant 8 bits (DATA7 – DATA0) will be used. The two bits (DATA9 and DATA8) will be cleared. The 5 bits (REG4 – REG0) indicate which command needs to. When the master requests data from the slave, the DATA9-DATA0 bits should be cleared. And during setting the four information items (Model Name, Serial No., Firmware Version, Model Revision), DATA9-DATA8 should be cleared and is followed by the actual data.

The format of the 16-bits command word is as follow:

Bit 15 Bit 8

DSR	REG4	REG3	REG2	REG1	REG0	DATA9	DATA8

Bit 7 Bit 0

DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0

The DSR (Data Set Read) bit controls read/write of data. If the master send a 0 (write operation) for this bit, the slave device will get the command register and data. And then set the value of the corresponding command register. If the master sends a 1 (read operation) for this bit, the slave device will get the current value of the corresponding command register and send it to the master.

The table below shows the register mapping:

Command Register	**Coding (REG4 – REG0)**
MODEL_NO (read/write*)	00000
SERIAL_NO (read/write*)	00001
FIRMWARE_VER (read/write*)	00010
MODEL_REV (read/write*)	00011
SLAVE_ADDRESS (read/write)	00100
OVP_ADJ (read/write)	00101
V_ADJ (read/write)	00110
CLIM_ADJ (read/write)	00111
TMON (read only)	01000
VOUT (read only)	01001
CMON (read only)	01010
RESET (write only)	01111
LOCK (write only*)	10000
UNLOCK (write only*)	10001
REC_ALP (write only) Set Reset	 10010 10011
REC_ALP State (read only)	10100

* Remark: write functions only used to production.

I²C COMMUNICATION PROTOCOL *(continued)*

Data Transfer Structure on I2C Bus

Terms	Description	No. of bits
Stt	Start bit	1
Sadd	Slave address	8
Ack	Acknowledge	1
Bt-H	Higher byte	8
Bt-L	Lower byte	8
StD(1^{st}, 2^{nd},…n^{th})	String of bytes(1^{st} byte, 2^{nd} byte,……n^{th} byte)	8
Stp	Stop Bit	1

In the block diagram below, grey boxes indicate master-send signal, white boxes indicate slave-send signal.

Master | Slave

2.1 Set data to slave



Fig 1.1 SCL and SDA signal in write mode.



Fig 1.2 Block diagram of write mode.

Procedure:
1. The master device gives a Start condition via SDA.
2. Master sends the 8-bit slave address in which bit 0 of it should be 0 (0 indicate a write condition to slave) via SDA.
3. The addressed slave device gives out an acknowledge signal via SDA.
4. The master sends the high byte of command code via SDA.
5. The slave gives out acknowledge signal via SDA.
6. The master sends the low byte of command code via SDA.
7. Slave gives out acknowledge signal after receiving the last byte.
8. Master gives a STOP condition via SDA to stop the transaction.

2.2 Read data from slave (2-byte data)



Fig. 2.1 SCL and SDA signal of read mode (2 bytes of data read).



Fig. 2.2 Block diagram of read mode (2 bytes of data read).

Procedure:

1. The master device gives out a start condition on SDA.
2. Master sends the 8 bits slave address which bit 0 of it should be 0 (0 indicates write mode for slave) via SDA.
3. The addressed slave device gives back acknowledge signal via SDA.
4. Master sends out the high byte of the 2-bytes command word.
5. Slave device gives back acknowledge signal again.
6. Master sends out the low byte of the 2-bytes command word.
7. Slave device gives back acknowledge signal again.
8. Master sends out a stop condition to prepare for the next transaction.
9. Master gives out a start condition again for the next transaction.
10. Master sends the 8 bits slave address which bit 0 of it should be 1(1 indicates read mode for slave) via SDA.

11. Slave give back an acknowledge signal.
12. Slave then sends out the high byte of desired data.
13. Master gives back acknowledge signal to Slave.
14. Slave sends the low byte of the desired data.
15. Master gives back acknowledge signal and sends out a stop condition to close the transaction.

2.3 Read data from slave (string of data)



Fig 3.1 SCL and SDA signal of read mode (String of data).

Fig 3.1 Block diagram of read mode (String of data).

Procedure:

1. The master device gives out a start condition on SDA.
2. Master sends the 8 bits slave address which bit 0 of it should be 0 (0 indicates write mode for slave) via SDA.
3. The addressed slave device gives back acknowledge signal via SDA.
4. Master sends out the high byte of the 2-bytes command word.
5. Slave device gives back acknowledge signal again.
6. Master sends out the low byte of the 2-bytes command word.
7. Slave device gives back acknowledge signal again.

8. Master sends out a stop condition to prepare for the next transaction.
9. Master gives out a start condition again for the next transaction.
10. Master sends the 8 bits slave address which bit 0 of it should be 1(1 indicates read mode for slave) via SDA.
11. Slave give back an acknowledge signal.
12. Slave then sends out the first byte of desired data.
13. Master gives back acknowledge to Slave.
14. Repeat 12 and 13 until the end of bytes.
15. Master gives back acknowledge signal and sends out a stop condition to close the transaction.

Basic Operation and Features *(continued)*

DIGITAL CONTROL DEMO USER GUIDE

This Demo program is developed to test and evaluate I^2C control features of AIF-300 DC/DC modules.

Equipment required:
1. One or more modules of AIF-300 series.
2. PC – Module interface hardware.
3. PC (with windows 98 / Me inside)

Hardware setup:
The picture shown below is the setup of the hardware.



DIGITAL CONTROL DEMO USER GUIDE *(continued)*

Software Setup:

1. Click on the program "Ampss68Vxx.exe". Then following dialog box shows:



2. Click on "Setup", to setting "Parallel Port Address" value, "Pulse Constant" value, and "Model series" to select model.



a.) Click “Parallel Port Address” , a new dialog box shows and enter the right value into it and click “OK”:



b.) Click “Pulse Constant” , set the desired pulse constant value into the dialog box below and click “OK”:



c.) Click “Model Series” , select the model on the dialog box below and click “Confirm”:



3. Select Module:
Enter the slave address of the module that you want to control:



Note: "0" and "1" are the globe address of MMIIC. So, it can only perform "write" function when the UUT address is set to 0 or 1.

4. Write Value:
a) Click on the circle beside the desired item that needs to be changed its value.



After choosing the desired item, click on “Write” below the items. Then a new dialog box shows (except “Reset” option). Fill the box with the new value and click “OK”. Or click “Cancel “ to cancel this operation.



b). Click the item “REC_ALP”, and then click “Write “ to set the register “REC_ALP” state as shows:



5. Read Value:

Double click on the item box to read the corresponding value:



6. Exit Program: click on "Setup" and choose "Exit" to exit the program.



Basic Operation and Features *(continued)*

PC-I2C INTERFACE CIRCUIT DIAGRAM



Base Address: (data port)
Pin2 = D0, Pin 5= D3, Pin 8=D6
Base Address+1 (status register)
Pin12 = Bit 5: Paper End, Pin 13= Bit 4: Select, Pin 15 = Bit 3: Fault
Ground Pin (Pin 18 to 25)

Basic Operation and Features *(continued)*

RECOMMENDED OPTO ISOLATION CIRCUIT



PARALLEL OPERATION WITH OPTO ISOLATION



Basic Operation and Features *(continued)*

DIGITAL CONTROL

The module shall be capable to be controlled by I2C interface, which is SMBus compatible, via I2C CLK and I2C DATA pins. These two pins share the same pin location of CLIM ADJ and V ADJ pins respectively. Digital control is selected when Digital Control Select (DCS) pin voltage is between 2V - 4V.

Refer to Appendix G for detailed I2C communication protocol format in this module. There are 8 command registers for read operation, 4 command registers for read/write operation and 2 command register for write operation.

Command Register	Description
MODEL_NO (read only)	Read model name of the module
SERIAL_NO (read only)	Read serial number on bar code label
FIRMWARE_VER (read only)	Read firmware version
MODEL_REV (read only)	Read model revision
SLAVE_ADDRESS (read/write)	Read or set slave address of the module
OVP_ADJ (read/write)	Read or set overvoltage protection threshold of the module
V_ADJ (read/write)	Read or set output voltage of the module
CLIM_ADJ (read/write)	Read or set current limit protection threshold of the module
TMON (read only)	Read baseplate temperature of the module
VOUT (read only)	Read output voltage of the module
CMON (read only)	Read output current of the module
RESET (write only)	Reset all control parameters to factory setting
REC_ALP (write only)	When register is set, MCU will automatically save current "OVP_ADJ", "V_ADJ" and "CLIM_ADJ" values to EEPROM, and use these values again when unit is powered on next time. When register is reset, the MCU will use the ALP nominal setting every time when unit is powered on. Default is "Set."
REC_ALP_STATE (Read only)	Read register REC_ALP state is "Set " or "Reset"

DIGITAL DATA CONVERSION

Each control and monitoring data is in 10-bit format. The data conversion formulae are as follows.

OVP_ADJ:

The range of the OVP_ADJ can be adjusted from 115% to 145% of Vo(nom). The received/transmitted data is calculated by the equation below.

Receive Data (from module to PC):
Input Data: MCU OVPadj (integer)
OutputData: OVPadj% (round to 1decimal place)

$$\text{OVPadj\%} = 145\% - \frac{\text{MCU OVPadj}}{205} \times 30\%$$

Transmit Data (from PC to module):
Input Data: OVPadj (round to 1 decimal place)
OutputData: MCU OVPadj (integer)

$$\text{MCU OVPadj} = \frac{145\% - \text{OVPadj}\%}{30\%} \times 205$$

V_ADJ:

1. The range of the V_ADJ can be adjusted from 80% to 125% of Vo (nom). The received/transmitted data is calculated by the equation below.

Receive Data (from module to PC):
Input Data: MCU Vadj (integer)
OutputData: Vadj% (round to 1decimal place)

$$\text{Vadj}\% = 80\% + \frac{\text{MCU OVPadj}}{410} \times 40\%$$

Transmit Data (from PC to module):
Input Data: Vadj (round to 1 decimal place)
OutputData: MCU Vadj (integer)

$$\text{MCU Vadj} = \frac{\text{Vadj}\% - 80\%}{40\%} \times 410$$

2. V_adj range between 50% to 115% module (Below 5Vo model):
The range of the V_ADJ can be adjusted from 50% to 115% of Vo (nom). The received/transmitted data is calculated by the equation below.

a). Vadj between 50% ~100%
Receive Data (from module to PC):
Input Data: MCU Vadj (integer)
Output Data: Vadj% (round to 1decimal place)

$$\text{Vadj}\% = 50\% + \frac{\text{MCU VADJ}}{205} \times 50\%$$

Transmit Data (from PC to module):
Input Data: Vadj (round to 1 decimal place)
Output Data: MCU Vadj (integer)

$$\text{MCU Vadj} = \frac{\text{Vadj}\% - 50\%}{50\%} \times 205$$

b). Vadj range between 100% ~115%.

Receive Data (from module to PC):
Input Data: MCU Vadj (integer)
Output Data: Vadj% (round to 1decimal place)

$$\text{Vadj\%} = 100\% + \frac{\text{MCU VADJ - 205}}{205} \times 10\%$$

Transmit Data (from PC to module):

Input Data: Vadj (round to 1 decimal place)
Output Data: MCU Vadj (integer)

$$\text{MCU Vadj} = \frac{\text{Vadj\% - 90\%}}{10\%} \times 205$$

CLIM_ADJ:

The range of the CLIM_ADJ can be adjusted from 0% to 102.5% or 110% of rated Io. The received/transmitted data is calculated by the equation below.

Receive Data (from module to PC):
Input Data: MCU CLIMadj (integer)
OutputData: CLIMadj% (round to 1decimal place)

Case1: MCU CLIMadj ≠ 841

$$\text{CLIMadj\%} = \frac{\text{MCU CLIMadj}}{840} \times 102.5\%$$

Case2: MCU CLIMadj >= 841

$$\text{CLIMadj\%} = 110\%$$

Transmit Data (from PC to module):
Input Data: CLIMadj (round to 1 decimal place)
OutputData: MCU CLIMadj (integer)

Case1: CLIMadj% ≠ 110%

$$\text{MCU CLIMadj} = \frac{\text{CLIMadj\%}}{102.5\%} \times 840$$

Case2: CLIMadj% >= 110%

$$\text{MCU CLIMadj} = 841$$

TMON:

Baseplate temperature monitoring is a read only data. It is ranged from -40°C to 120°C. The temperature of module can be calculated by the equation below:

Receive Data (from module to PC):
Input Data: MCU Tmon (integer)
Output Data: Baseplate Temperature in °C (round to 1 decimal place)

$$\text{Baseplate Temperature in °C} = \frac{\text{MCU Tmon}}{1024} \times 500 - 273$$

VOUT:

Output Voltage is a read only data. The output voltage can be calculated by the equation below:

Receive Data (from module to PC):
Input Data: MCU Vout (integer)
Output Data: Output Voltage in %Vonom (round to 1 decimal place)

$$\text{Output Voltage in \%Vonom} = \frac{\text{MCU Vout}}{Vo\_ref} \times 100\%$$

Module	Vo_ref
AIF120Y300-L/N-L/-NTL	369
AIF120F300-L/N-L/-NTL	676
AIF80A300-L/N-L/-NTL	813
AIF50B300-L/N-L/-NTL	820
AIF40C300-L/N-L/-NTL	830
AIF25H300-L/N-L/-NTL	820

CMON:

Current monitoring is a read only data. It is ranged from 0% to 100% of rated Io. The output current of module can be calculated by the equation below:

Receive Data (from module to PC):
Input Data: MCU Cmon (round to 1 decimal place)
OutputData: Output Current Monitor in %Iomax (integer)

$$\text{Output Current Monitor in \%Iomax} = \frac{\text{MCU Cmon}}{614} \times 100\%$$

DEFAULT FACTORY SETTING

Control data	Factory Setting
Slave address	0010100000 (A0h = 160) (8 bit addressing)
OVP_ADJ	0011001101 (00CDh = 205) (115% of Vo)
V_ADJ	0011001101 (00CDh = 205) (100% of Vo (nom))
CLIM_ADJ	1111111111 (0349h = 841) (110% of rated Io)

Mechanical Specifications

Parameter	Device	Symbol	Min	Typ	Max	Unit
Dimension	All	L W H	- - -	4.60 [116.8] 2.40 [61.0] 0.50 [12.7]	- - -	in [mm] in [mm] in [mm]
Weight	All		-	250	-	g [oz]

PIN ASSIGNMENT		
Input	**Output**	**Control Pins**
31. Positive 32. Negative	21. Positive 22. Positive 23. Positive 24. Positive 25. Negative 26. Negative 27. Negative 28. Negative	1. AUX 2. TEMP MON 3. C MON 4. C SHARE 5. CLK OUT 6. CLK IN 7. PG/ID 8. C LIM ADJ/I^2C CLK 9. OVP ADJ/DCS 10. V ADJ/1^2C DATA 11. ENABLE 12. - SENSE

PART NUMBERING SCHEME

AIF	O/P CURRENT	O/P VOLTAGE	Vin	Enable	Suffix	Suffix
	xxx	X	300	x	NT	
"AIF" = Astec Integrated Full Brick Series	120 = 120A 120 = 120A 80 = 80A 50 = 50A 40 = 40A 25 = 25A	Y = 1.8V F = 3.3V A = 5.0V B = 12V C = 15V H = 24V	300V DC	"N" = Negative Logic Enable No suffix = Positive Logic Enable	"-NT" = Non-thread mounting hole	"-L" or "L" = Rohs Compliance

Mechanical Specifications *(continued)*



Figure 54. Mechanical Outline.