



M5M41002BP, J, L-7, -8, -10

STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM

DESCRIPTION

This is a family of 1048576-word by 1-bit dynamic RAMs, fabricated with the high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of triple-layer polysilicon process combined with silicide technology and a single-transistor dynamic storage cell provide high circuit density at reduced costs, and the use of dynamic circuitry including sense amplifiers assures low power dissipation. Multiplexed address inputs permit both a reduction in pins and an increase in system densities.

In addition to the $\overline{\text{RAS}}$ -only refresh mode, the hidden refresh mode and $\overline{\text{CS}}$ before $\overline{\text{RAS}}$ refresh mode are available.

FEATURES


Type name	RAS access time (max. ns)	$\overline{\text{CS}}$ access time (max. ns)	Address access time (max. ns)	Cycle time (min. ns)	Power dissipation (typ. mW)
M5M41002BJ-7 P L	70	20	35	140	230
M5M41002BJ-8 P L	80	20	40	160	200
M5M41002BJ-10 P L	100	25	50	190	175

- High performance CMOS technology
- Standard 18 pin DIP, 26 pin SOJ, 20 pin ZIP
- Single $5\text{V} \pm 10\%$ supply
- Low standby power dissipation
2.75mW (Max) CMOS Input level
- Low operating power dissipation
M5M41002BP, J, L-7 440mW (Max)
M5M41002BP, J, L-8 385mW (Max)
M5M41002BP, J, L-10 330mW (Max)
- Unlatched output enables two-dimensional chip selection
- Early-write operation gives common I/O capability
- Read-Modify-Write, $\overline{\text{RAS}}$ -only-Refresh, Static Column Mode capabilities.
- $\overline{\text{CS}}$ before $\overline{\text{RAS}}$ refresh mode capability
- All inputs, output TTL compatible and low capacitance.
- 512 refresh cycles every 8ms
- $\overline{\text{CS}}$ controlled output allows hidden refresh.
- Wide $\overline{\text{RAS}}$ low pulse width for
Static Column Mode 100 μs Max


APPLICATION

Main memory unit for computers, Microcomputer memory, Refresh memory for CRT


PIN CONFIGURATION (TOP VIEW)



Outline 18P4Y (DIP)



Outline 26PQJ (SOJ)



Outline 20P5L-A(ZIP)

NC: NO CONNECTION


M5M41002BP, J, L-7, -8, -10**STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM****FUNCTION**

The M5M41002BP, J, L provide, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., Static Column mode, RAS-only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs						Output	Refresh	Remark
	RAS	CS	W	D	Row address	Column address	Q		
Read	ACT	ACT	NAC	DNC	APD	APD	VLD	YES	Note.
Write (Early write)	ACT	ACT	ACT	VLD	APD	APD	OPN	YES	
Read-Modify-write	ACT	ACT	ACT	VLD	APD	APD	VLD	YES	
RAS-only refresh	ACT	NAC	DNC	DNC	APD	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	DNC	DNC	DNC	VLD	YES	
CAS before RAS refresh	ACT	ACT	DNC	DNC	DNC	DNC	OPN	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note : ACT: active, NAC: nonactive, DNC: don't care, VLD: valid, APD: applied, OPN: open
Static column mode is identical except early write.

BLOCK DIAGRAM

M5M41002BP, J, L-7, -8, -10**STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM****ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
V_{CC}	Supply voltage	With respect to V_{SS}	-1 ~ 7	V
V_I	Input voltage		-1 ~ 7	V
V_O	Output voltage		-1 ~ 7	V
I_O	Output current		50	mA
P_d	Power dissipation	$T_a = 25^\circ\text{C}$	1000	mW
T_{opr}	Operating temperature		0 ~ 70	$^\circ\text{C}$
T_{stg}	Storage temperature		-65 ~ 150	$^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V_{CC}	Supply voltage	4.5	5	5.5	V
V_{SS}	Supply voltage	0	0	0	V
V_{IH}	High-level input voltage, all inputs	2.4		6.5	V
V_{IL}	Low-level input voltage, all inputs	-1.0		0.8	V

Note 1 All voltage values are with respect to V_{SS} .**ELECTRICAL CHARACTERISTICS** ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V_{OH}	High-level output voltage	$I_{OH} = -5\text{mA}$	2.4		V_{CC}	V
V_{OL}	Low-level output voltage	$I_{OL} = 4.2\text{mA}$	0		0.4	V
I_{OZ}	Off-state output current	Q floating $0V \leq V_{OUT} \leq 5.5V$	-10		10	μA
I_I	Input current	$0V \leq V_{IN} \leq 6.5$, Other input pins = 0V	-10		10	μA
$I_{CC1(AV)}$	Average supply current from V_{CC} operating (Note 3, 4)	M5M41002B-7 M5M41002B-8 M5M41002B-10 $\overline{RAS}$, $\overline{CS}$ cycling $t_{RC} = t_{WC} = \text{min}$, output open			80	mA
					70	
					60	
I_{CC2}	Supply current from V_{CC} , standby	$\overline{RAS} = \overline{CS} = V_{IH}$, output open			2	mA
		$\overline{RAS} = \overline{CS} \geq V_{CC} - 0.5$, output open			0.5	
$I_{CC3(AV)}$	Average supply current from V_{CC} refreshing (Note 3)	M5M41002B-7 M5M41002B-8 M5M41002B-10 $\overline{RAS}$ cycling, $\overline{CAS} = V_{IH}$ $t_{RC} = \text{min}$, output open			80	mA
					70	
					60	
$I_{CC6(AV)}$	Average supply current from V_{CC} $\overline{CS}$ before $\overline{RAS}$ refresh mode (Note 3)	M5M41002B-7 M5M41002B-8 M5M41002B-10 $\overline{CS}$ before $\overline{RAS}$ refresh cycling $t_{RC} = \text{min}$, output open			80	mA
					70	
					60	
$I_{CC7(AV)}$	Average supply current from V_{CC} , Static Column mode (Note 3, 4)	M5M41002B-7 M5M41002B-8 M5M41002B-10 $\overline{RAS} = V_{IL}$, Column address cycling t_{WSC} , $t_{RSC} = \text{min}$, output open			70	mA
					60	
					50	

Note 2 Current flowing into an IC is positive, out is negative.

3 $I_{CC1(AV)}$, $I_{CC3(AV)}$, $I_{CC6(AV)}$ and $I_{CC7(AV)}$ are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.4 $I_{CC1(AV)}$ and $I_{CC7(AV)}$ are dependent on output loading. Specified values are obtained with the output open.**CAPACITANCE** ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$C_I(A)$	Input capacitance, address inputs (Note 5)	$V_I = V_{SS}$ $f = 1\text{MHz}$ $V_i = 25\text{mVrms}$			5	pF
$C_I(D)$	Input capacitance, data input				5	pF
$C_I(W)$	Input capacitance, write control input				7	pF
$C_I(RAS)$	Input capacitance, $\overline{RAS}$ input				7	pF
$C_I(CS)$	Input capacitance, $\overline{CS}$ input				7	pF
C_O	Output capacitance	$V_O = V_{SS}$, $f = 1\text{MHz}$, $V_i = 25\text{mVrms}$			7	pF

Note 5: $C_{I(A)}$ of ZIP is 6pF (max).

M5M41002BP, J, L-7, -8, -10**STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM****SWITCHING CHARACTERISTICS** ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted) (Note 6)

Symbol	Parameter	Limits						Unit
		M5M41002B-7		M5M41002B-8		M5M41002B-10		
		Min	Max	Min	Max	Min	Max	
t _{CAC}	Access time from $\overline{CS}$ (Note 7, 8)		20		20		25	ns
t _{RAC}	Access time from $\overline{RAS}$ (Note 7, 9)		70		80		100	ns
t _{CAA}	Column Address access time (Note 7, 10)		35		40		50	ns
t _{PWA}	Access time from previous $\overline{W}$ low (Note 7)		65		70		85	ns
t _{WRA}	Access time from $\overline{W}$ high (Note 7)		35		40		50	ns
t _{CLZ}	Output low impedance time from $\overline{CS}$ low (Note 7)	5		5		5		ns
t _{OFF}	Output disable time after $\overline{CS}$ high (Note 11)	0	20	0	20	0	25	ns

Note 6: An initial pause of 500 μ s is required after power-up followed by any 8 $\overline{RAS}$ or $\overline{RAS}/\overline{CS}$ cycles before proper device operation is achieved.

Note that $\overline{RAS}$ may be cycled during the initial pause. And any 8 $\overline{RAS}$ or $\overline{RAS}/\overline{CS}$ cycles are required after prolonged periods of $\overline{RAS}$ inactivity before proper device operation is achieved.

7: Measured with a load circuit equivalent to 2TTL loads and 100pF.

8: Assume that $t_{RCD} \geq t_{RCD(max)}$, $t_{RAD} \leq t_{RAD(max)}$.

9: Assume that $t_{RCD} \leq t_{RCD(max)}$, $t_{RAD} \leq t_{RAD(max)}$. If t_{RCD} or t_{RAD} is greater than $t_{RCD(max)}$ or $t_{RAD(max)}$ then t_{RAC} will increase by the amount that t_{RCD} or t_{RAD} exceeds $t_{RCD(max)}$ or $t_{RAD(max)}$.

10: Assume that $t_{RCD} - t_{RAD} \leq t_{CAA(max)} - t_{CAC(max)}$ and $t_{RCD} \geq t_{RCD(max)}$.

11: $t_{OFF(max)}$ defines the time at which the output achieves the high impedance state ($I_{OUT} \leq \pm 10\mu\text{A}$) and is not reference to $V_{OH(min)}$ or $V_{OL(max)}$.

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Static Column Cycles)

($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted, See notes 12, 13)

Symbol	Parameter	Limits						Unit
		M5M41002B-7		M5M41002B-8		M5M41002B-10		
		Min	Max	Min	Max	Min	Max	
t _{REF}	Refresh cycle time		8		8		8	ms
t _{RP}	RAS high pulse width	60		70		80		ns
t _{RCD}	Delay time, RAS low to CS low (Note 14)	20	50	25	60	25	75	ns
t _{CRP}	Delay time, CS high to RAS low (Note 15)	10		10		10		ns
t _{CPN}	CAS high pulse width	10		10		10		ns
t _{RAD}	Column address delay time from RAS low (Note 16)	15	35	20	40	20	50	ns
t _{ASR}	Row address setup time before RAS low	0		0		0		ns
t _{ASC}	Column address setup time before CS low or W low	0		0		0		ns
t _{RAH}	Row address hold time after RAS low	10		15		15		ns
t _{CAH}	Column address hold time after CS low or W low	15		20		20		ns
t _T	Transition time (Note 17)	3	50	3	50	3	50	ns

Note 12: The timing requirements are assumed $t_T = 5\text{ns}$.

13: $V_{IH(min)}$ and $V_{IL(max)}$ are reference levels for measuring timing of input signals.

14: $t_{RCD(max)}$ is specified as a reference point only. If t_{RCD} is less than $t_{RCD(max)}$, access time is t_{RAC} . If t_{RCD} is greater than $t_{RCD(max)}$, access time is controlled by exclusively t_{CAC} . $t_{RCD(min)}$ is specified as $t_{RAH(min)} + 2t_T + t_{ASC(min)}$.

15: t_{CRP} requirement is applicable for all $\overline{RAS}/\overline{CS}$ cycles.

16: $t_{RAD(max)}$ is specified as a reference point only. If $t_{RAD} \geq t_{RAD(max)}$, access time is assumed by t_{CAA} for read cycle.

17: t_T is measured between $V_{IH(min)}$ and $V_{IL(max)}$.

M5M41002BP, J, L-7, -8, -10**STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM****Read and Refresh Cycles**

Symbol	Parameter	Limits						Unit
		M5M41002B-7		M5M41002B-8		M5M41002B-10		
		Min	Max	Min	Max	Min	Max	
t _{RC}	Read cycle time	140		160		190		ns
t _{RAS}	RAS low pulse width	70	10000	80	10000	100	10000	ns
t _{CS}	CS low pulse width	20	10000	20	10000	25	10000	ns
t _{CSH}	CS hold time after RAS low	70		80		100		ns
t _{RSH}	RAS hold time after CS low	20		20		25		ns
t _{RCS}	Read setup time before CS low	0		0		0		ns
t _{RCH}	Read hold time after CS high (Note 18)	10		10		10		ns
t _{RRH}	Read hold time after RAS high (Note 18)	10		10		10		ns
t _{RAL}	Column address to RAS setup time	35		40		50		ns
t _{AH}	Column address hold time after RAS high	10		10		10		ns
t _{RPC}	Precharge to CS active time	0		0		0		ns

Note 18: Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.

Write Cycle

Symbol	Parameter	Limits						Unit
		M5M41002B-7		M5M41002B-8		M5M41002B-10		
		Min	Max	Min	Max	Min	Max	
t _{WC}	Write cycle time	140		160		190		ns
t _{RAS}	RAS low pulse width	70	10000	80	10000	100	10000	ns
t _{CS}	CS low pulse width	20	10000	20	10000	25	10000	ns
t _{CSH}	CS hold time after RAS low	70		80		100		ns
t _{RSH}	RAS hold time after CS low	20		20		25		ns
t _{WCS}	Write setup time before CS low (Note 21)	0		0		0		ns
t _{WCH}	Write hold time after CS low	15		15		20		ns
t _{WH}	Write command hold time for output disable	0		0		0		ns
t _{WP}	Write pulse width	15		15		20		ns
t _{DS}	Data setup time	0		0		0		ns
t _{DH}	Data hold time after CS low	15		15		20		ns

M5M41002BP, J, L-7, -8, -10**STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM****Read-Write and Read-Modify-Write Cycles**

Symbol	Parameter	Limits						Unit
		M5M41002B-7		M5M41002B-8		M5M41002B-10		
		Min	Max	Min	Max	Min	Max	
t _{RWC}	Read-write cycle time (Note 19)	165		185		220		ns
t _{RMWC}	Read-Modify-Write cycle time (Note 20)	165		185		220		ns
t _{RAS}	RAS low pulse width	95	10000	105	10000	130	10000	ns
t _{CS}	CS low pulse width	45	10000	45	10000	55	10000	ns
t _{CSH}	CS hold time after RAS low	95		105		130		ns
t _{RSH}	RAS hold time after CS low	45		45		55		ns
t _{RCS}	Read setup time before CS low	0		0		0		ns
t _{CWD}	Delay time, CS low to write low (Note 21)	20		20		25		ns
t _{RWD}	Delay time, RAS low to write low (Note 21)	70		80		100		ns
t _{CWL}	CS hold time after write low	20		20		25		ns
t _{RWL}	RAS hold time after write low	20		20		25		ns
t _{WP}	Write pulse width	15		15		20		ns
t _{DS}	Data setup time	0		0		0		ns
t _{DH}	Data hold time after write low	15		15		20		ns
t _{AWD}	Delay time, address to write low (Note 21)	35		40		50		ns
t _{WOH}	Output hold time from write low	15		15		20		ns

Note 19: t_{RWC} is specified as $t_{RWC}(\min) = t_{RCD}(\max) + t_{CWD}(\min) + t_{RWL}(\min) + t_{RP}(\min) + 3t_T$.

20: t_{RMWC} is specified as $t_{RMWC}(\min) = t_{RAC}(\max) + t_{RWL}(\min) + t_{RP}(\min) + 3t_T$.

21: t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} do not define the limits of operation, but are included as electrical characteristics only.

When $t_{WCS} \geq t_{WCS}(\min)$, an early-write cycle is performed, and the data output keeps the high-impedance state. When $t_{RWD} \geq t_{RWD}(\min)$, $t_{CWD} \geq t_{CWD}(\min)$ and $t_{AWD} \geq t_{AWD}(\min)$ a read-write cycle is performed, and the data of the selected address will be read out on the data output. If neither of the above condition is satisfied, the condition of Q (at access time and until $\overline{CS}$ goes back to V_{IH}) is indeterminate.

Static Column Mode Cycle (Read, Early write, Read-Write, Read-Modify-Write Cycle)


Symbol	Parameter	Limits						Unit
		M5M41002B-7		M5M41002B-8		M5M41002B-10		
		Min	Max	Min	Max	Min	Max	
t _{RSC}	SC read cycle time	40		45		55		ns
t _{WSC}	SC write cycle time	40		45		55		ns
t _{RWSC}	SC R/W, R/M/W, cycle time	65		70		90		ns
t _{RAS}	RAS low pulse width	110	100000	125	100000	155	100000	ns
t _{CS}	CS low pulse width	20	10000	20	10000	25	10000	ns
t _{CP}	CS high pulse width	10		10		10		ns
t _{RSW}	Delay time, RAS to 2nd Write low	80		90		110		ns
t _{WI}	Write invalid time	10		10		10		ns
t _{PWH}	Column address hold time to previous W low	65		70		85		ns
t _{WH}	Write command hold time for output disable	0		0		0		ns
t _{AOH}	Data hold time from address change	10		10		10		ns
t _{WAD}	Delay time write to address change (Note 22)	20	30	20	30	25	35	ns

Note 22: $t_{WAD}(\max)$ is specified as a reference point only. If $t_{WAD} \geq t_{WAD}(\max)$, access time is assumed by t_{CAA} .

 $\overline{CS}$ before $\overline{RAS}$ Refresh Cycle (Note 23)

Symbol	Parameter	Limits						Unit
		M5M41002B-7		M5M41002B-8		M5M41002B-10		
		Min	Max	Min	Max	Min	Max	
t _{CSR}	CS setup time for CS before RAS refresh	10		10		10		ns
t _{CHR}	CS hold time for CS before RAS refresh	15		15		20		ns
t _{apc}	Precharge to CS active time	0		0		0		ns


Note 23: Eight or more $\overline{CS}$ before $\overline{RAS}$ cycles instead of eight $\overline{RAS}$ cycles are necessary for proper operation of $\overline{CS}$ before $\overline{RAS}$ refresh mode.

STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM**Timing Diagrams** (Note 24)**Read Cycle**

Note 24




Indicates the don't care input.

 $V_{IH(min)} \leq V_{IN} \leq V_{IH(max)}$ or $V_{IL(min)} \leq V_{IN} \leq V_{IL(max)}$ 

Indicates the invalid output.


STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM


Write Cycle (Early write)




STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT) DYNAMIC RAM

Write Cycle (Delayed Write)




M5M41002BP, J, L-7, -8, -10**STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM****Read-Write, Read-Modify-Write Cycle**

RAS only Refresh Cycle (Note 25)




Note 25: $\overline{W}$, D = don't care, A_9 may be V_{IH} or V_{IL}

$\overline{\text{CS}}$ before $\overline{\text{RAS}}$ Refresh Cycle (Note 26)




Note 26: $\overline{W}$, D = don't care

STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM
Hidden Refresh Cycle (Read) (Note 27)


Note 27: Early write, delayed write, read-write or read-modify-write cycle is applicable instead of read cycle.
Timing requirements and output state are the same as that of each cycle shown before.


STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM

Static Column Mode Read Cycle




STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM

Static Column Mode Early Write Cycle




STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT) DYNAMIC RAM

Static Column Mode Delayed Write Cycle



Static Column Mode Read-Write, Read-Modify-Write Cycle



STATIC COLUMN MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM

Static Column Mode Read-Write Mixed Cycle

