## **HEF4094B**

# 8-stage shift-and-store register Rev. 11 — 29 August 2013

**Product data sheet** 

#### 1. **General description**

The HEF4094B is an 8-stage serial shift register. It has a storage latch associated with each stage for strobing data from the serial input to parallel buffered 3-state outputs QP0 to QP7. The parallel outputs may be connected directly to common bus lines. Data is shifted on positive-going clock transitions. The data in each shift register stage is transferred to the storage register when the strobe (STR) input is HIGH. Data in the storage register appears at the outputs whenever the output enable (OE) signal is HIGH.

Two serial outputs (QS1 and QS2) are available for cascading a number of HEF4094B devices. Serial data is available at QS1 on positive-going clock edges to allow high-speed operation in cascaded systems with a fast clock rise time. The same serial data is available at QS2 on the next negative going clock edge. This is used for cascading HEF4094B devices when the clock has a slow rise time.

It operates over a recommended V<sub>DD</sub> power supply range of 3 V to 15 V referenced to V<sub>SS</sub> (usually ground). Unused inputs must be connected to V<sub>DD</sub>, V<sub>SS</sub>, or another input.

#### **Features and benefits** 2.

- Fully static operation
- 5 V, 10 V, and 15 V parametric ratings
- Standardized symmetrical output characteristics
- Specified from -40 °C to +85 °C and -40 °C to +125 °C
- Complies with JEDEC standard JESD 13-B

#### 3. **Ordering information**

### **Ordering information**


All types operate from  $-40 \,^{\circ}\text{C}$  to  $+125 \,^{\circ}\text{C}$ .


Type number	Package	Package										
	Name	Description	Version									
HEF4094BP	DIP16	plastic dual in-line package; 16 leads (300 mil)	SOT38-4									
HEF4094BT	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1									
HEF4094BTS	SSOP16	plastic shrink small outline package; 16 leads; body width 5.3 mm	SOT338-1									
HEF4094BTT	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1									



8-stage shift-and-store register

### 4. Functional diagram






8-stage shift-and-store register

### 5. Pinning information

### 5.1 Pinning



### 5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
STR	1	strobe input
D	2	data input
СР	3	clock input
QP0 to QP7	4, 5, 6, 7, 14, 13, 12, 11	parallel output
$V_{SS}$	8	ground supply voltage
QS1	9	serial output
QS2	10	serial output
OE	15	output enable input
$V_{DD}$	16	supply voltage

8-stage shift-and-store register

### 6. Functional description


Table 3. Function table[1]

Inputs				Parallel o	outputs	Serial out	Serial outputs		
СР	OE	STR	D	QP0	QPn	QS1	QS2		
$\uparrow$	L	Χ	X	Z	Z	Q6S	NC		
$\downarrow$	L	Χ	Χ	Z	Z	NC	Q7S		
$\uparrow$	Н	L	Χ	NC	NC	Q6S	NC		
$\uparrow$	Н	Н	L	L	QPn -1	Q6S	NC		
$\uparrow$	Н	Н	Н	Н	QPn –1	Q6S	NC		
$\downarrow$	Н	Н	Н	NC	NC	NC	Q7S		

<sup>[1]</sup> At the positive clock edge, the information in the 7th register stage is transferred to the 8th register stage and the QSn outputs.

Q6S = the data in register stage 6 before the LOW to HIGH clock transition;

Q7S = the data in register stage 7 before the HIGH to LOW clock transition.



H = HIGH voltage level; L = LOW voltage level; X = don't care;

 $<sup>\</sup>uparrow$  = positive-going transition;  $\downarrow$  = negative-going transition;

Z = HIGH-impedance OFF-state; NC = no change;

8-stage shift-and-store register

### 7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to  $V_{SS} = 0 \text{ V}$  (ground).

	•	, ,			•
Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DD}$	supply voltage		-0.5	+18	V
I <sub>IK</sub>	input clamping current	$V_I < -0.5 \text{ V or } V_I > V_{DD} + 0.5 \text{ V}$	-	±10	mA
VI	input voltage		-0.5	$V_{DD} + 0.5$	V
I <sub>OK</sub>	output clamping current	$V_O < -0.5 \text{ V or } V_O > V_{DD} + 0.5 \text{ V}$	-	±10	mA
I <sub>I/O</sub>	input/output current		-	±10	mA
$I_{DD}$	supply current		-	50	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
T <sub>amb</sub>	ambient temperature		-40	+125	°C
P <sub>tot</sub>	total power dissipation	DIP16	[1] -	750	mW
		SO16, SSOP16 and TSSOP16	[2] _	500	mW
Р	power dissipation	per output	-	100	mW

<sup>[1]</sup> For DIP16 packages: above  $T_{amb}$  = 70 °C,  $P_{tot}$  derates linearly with 12 mW/K.

### 8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DD}$	supply voltage		3	-	15	V
VI	input voltage		0	-	$V_{DD}$	V
$T_{amb}$	ambient temperature	in free air	-40	-	+125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{DD} = 5 V$	-	-	3.75	μs/V
		V <sub>DD</sub> = 10 V	-	-	0.5	μs/V
		V <sub>DD</sub> = 15 V	-	-	0.08	μs/V

<sup>[2]</sup> For SO16 package:  $P_{tot}$  derates linearly with 8 mW/K above 70 °C. For (T)SSOP16 package:  $P_{tot}$  derates linearly with 5.5 mW/K above 60 °C.

8-stage shift-and-store register

### 9. Static characteristics

Table 6. Static characteristics

 $V_{SS} = 0$  V;  $V_{I} = V_{SS}$  or  $V_{DD}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	$V_{DD}$	T <sub>amb</sub> =	–40 °C	T <sub>amb</sub> =	+25 °C	T <sub>amb</sub> =	+85 °C	T <sub>amb</sub> =	+125 °C	Unit	
				Min	Max	Min	Max	Min	Max	Min	Max		
$V_{IH}$	HIGH-level	$ I_O  < 1 \mu A$	5 V	3.5	-	3.5	-	3.5	-	3.5	-	V	
	input voltage		10 V	7.0	-	7.0	-	7.0	-	7.0	-	V	
			15 V	11.0	-	11.0	-	11.0	-	11.0	-	V	
$V_{IL}$	LOW-level	$ I_{O}  < 1 \mu A$	5 V	-	1.5	-	1.5	-	1.5	-	1.5	V	
	input voltage		10 V	-	3.0	-	3.0	-	3.0	-	3.0	V	
			15 V	-	4.0	-	4.0	-	4.0	-	4.0	V	
$V_{OH}$	HIGH-level	$ I_{O}  < 1 \mu A$	5 V	4.95	-	4.95	-	4.95	-	4.95	-	V	
	output voltage		10 V	9.95	-	9.95	-	9.95	-	9.95	-	V	
			15 V	14.95	-	14.95	-	14.95	-	14.95	-	V	
$V_{OL}$	LOW-level	$ I_O  < 1 \mu A$	5 V	-	0.05	-	0.05	-	0.05	-	0.05	V	
	output voltage		10 V	-	0.05	-	0.05	-	0.05	-	0.05	V	
			15 V	-	0.05	-	0.05	-	0.05	-	0.05	V	
I <sub>OH</sub>	HIGH-level output current	$V_0 = 2.5 \text{ V}$	5 V	-	-1.7	-	-1.4	-	-1.1	-	-1.1	mΑ	
		$V_0 = 4.6 \text{ V}$	5 V	-	-0.64	-	-0.5	-	-0.36	-	-0.36	mΑ	
				$V_0 = 9.5 \text{ V}$	10 V	-	-1.6	-	-1.3	-	-0.9	-	-0.9
		$V_0 = 13.5 \text{ V}$	15 V	-	-4.2	-	-3.4	-	-2.4	-	-2.4	mΑ	
I <sub>OL</sub>	LOW-level	$V_0 = 0.4 \ V$	5 V	0.64	-	0.5	-	0.36	-	0.36	-	mΑ	
	output current	$V_0 = 0.5 \ V$	10 V	1.6	-	1.3	-	0.9	-	0.9	-	mΑ	
		V <sub>O</sub> = 1.5 V	15 V	4.2	-	3.4	-	2.4	-	2.4	-	mΑ	
l <sub>OZ</sub>	OFF-state output current	QPn output is HIGH; V <sub>O</sub> = 15 V	15 V	-	0.4	-	0.4	-	12	-	12	μΑ	
l <sub>l</sub>	input leakage current		15 V	-	±0.1	-	±0.1	-	±1.0	-	±1.0	μΑ	
I <sub>DD</sub>	supply current	all valid input	5 V	-	5	-	5	-	150	-	150	μΑ	
		combinations; $I_O = 0 A$	10 V	-	10	-	10	-	300	-	300	μΑ	
		10 = 0 A	15 V	-	20	-	20	-	600	-	600	μΑ	
C <sub>I</sub>	input capacitance			-	-	-	7.5	-	-	-	-	pF	

### 8-stage shift-and-store register

### 10. Dynamic characteristics

Table 7. Dynamic characteristics

 $V_{SS} = 0 \text{ V; } T_{amb} = 25 \text{ °C; for test circuit see } Figure 11; unless otherwise specified.}$ 

Field.         HIGH to LOW propagation delay propagation delay propagation delay         CP to QS1; see Figure 7 to QS2; see Figure 8 to QS2; see Figure 9	Symbol	Parameter	Conditions	$V_{DD}$	Extrapolation formula	Min	Тур	Max	Unit
The composition of the composi	t <sub>PHL</sub>			5 V	108 ns + (0.55 ns/pF)C <sub>L</sub>	-	135	270	ns
CP to QS2; see Figure 7   10 V   39 ns + (0.23 ns/pF)Ct   -   105   210   ns		propagation delay	see Figure 7	10 V	54 ns + (0.23 ns/pF)C <sub>L</sub>	-	65	130	ns
See Figure 7   10 V   39 ns + (0.23 ns/pF)CL   -   50   100   ns				15 V	42 ns + (0.16 ns/pF)C <sub>L</sub>	-	50	100	ns
The composition of the composi			•	5 V	78 ns + (0.55 ns/pF)C <sub>L</sub>	-	105	210	ns
CP to QPn; see Figure 7   10 V   64 ns + (0.23 ns/pF)CL   -   165   330   ns   15 V   138 ns + (0.55 ns/pF)CL   -   75   150   ns   15 V   47 ns + (0.16 ns/pF)CL   -   55   110   ns   15 V   33 ns + (0.55 ns/pF)CL   -   110   220   ns   15 V   27 ns + (0.16 ns/pF)CL   -   35   70   ns   15 V   27 ns + (0.16 ns/pF)CL   -   35   70   ns   15 V   27 ns + (0.16 ns/pF)CL   -   35   70   ns   15 V   33 ns + (0.23 ns/pF)CL   -   35   70   ns   15 V   32 ns + (0.23 ns/pF)CL   -   50   100   ns   15 V   32 ns + (0.16 ns/pF)CL   -   40   80   ns   15 V   32 ns + (0.16 ns/pF)CL   -   40   80   ns   15 V   32 ns + (0.16 ns/pF)CL   -   50   100   ns   15 V   32 ns + (0.16 ns/pF)CL   -   50   100   ns   15 V   32 ns + (0.16 ns/pF)CL   -   50   100   ns   15 V   32 ns + (0.16 ns/pF)CL   -   50   100   ns   15 V   32 ns + (0.16 ns/pF)CL   -   50   100   ns   15 V   32 ns + (0.16 ns/pF)CL   -   50   100   ns   15 V   32 ns + (0.16 ns/pF)CL   -   50   100   ns   15 V   32 ns + (0.16 ns/pF)CL   -   50   100   ns   15 V   32 ns + (0.16 ns/pF)CL   -   55   110   ns   15 V   32 ns + (0.16 ns/pF)CL   -   55   110   ns   15 V   32 ns + (0.16 ns/pF)CL   -   55   110   ns   15 V   32 ns + (0.16 ns/pF)CL   -   55   110   ns   15 V   32 ns + (0.16 ns/pF)CL   -   55   110   ns   15 V   32 ns + (0.16 ns/pF)CL   -   55   110   ns   15 V   32 ns + (0.16 ns/pF)CL   -   55   110   ns   15 V   32 ns + (0.16 ns/pF)CL   -   35   70   ns   15 V   32 ns + (0.16 ns/pF)CL   -   35   70   ns   15 V   32 ns + (0.16 ns/pF)CL   -   35   70   ns   15 V   32 ns + (0.16 ns/pF)CL   -   35   70   ns   15 V   32 ns + (0.16 ns/pF)CL   -   35   70   ns   15 V   32 ns + (0.16 ns/pF)CL   -   35   70   ns   15 V   32 ns + (0.16 ns/pF)CL   -   35   70   ns   15 V   32 ns + (0.16 ns/pF)CL   -   35   70   ns   15 V   32 ns + (0.16 ns/pF)CL   -   35   70   ns   15 V   32 ns + (0.16 ns/pF)CL   -   35   70   ns   15 V   32 ns + (0.16 ns/pF)CL   -   35   70   ns   15 V   32 ns + (0.16 ns/pF)CL   -   35   30   ns   15 V   32 ns + (0.16 ns/pF)CL   -   35   30   ns   15 V			see <u>Figure 7</u>	10 V	39 ns + $(0.23 \text{ ns/pF})C_L$	-	50	100	ns
See Figure 7				15 V	32 ns + (0.16 ns/pF)C <sub>L</sub>	-	40	80	ns
STR to QPn; see Figure 7   10 V   39 ns + (0.23 ns/pF)CL   -   55   110   ns			•	5 V	138 ns + (0.55 ns/pF)C <sub>L</sub>	-	165	330	ns
STR to QPn; see Figure 8   10 V   39 ns + (0.23 ns/pF)CL   -   50   100   ns			see <u>Figure 7</u>	10 V	64 ns + (0.23 ns/pF)C <sub>L</sub>	-	75	150	ns
See Figure 8   10 V   39 ns + (0.23 ns/pF)CL   - 50   100   ns				15 V	47 ns + (0.16 ns/pF)C <sub>L</sub>	-	55	110	ns
tPLH				5 V	83 ns + (0.55 ns/pF)C <sub>L</sub>	-	110	220	ns
LOW to HIGH propagation delay,   See Figure 7   10 V   39 ns + (0.23 ns/pF)CL   -   105   210   ns			see Figure 8	10 V	39 ns + (0.23 ns/pF)C <sub>L</sub>	-	50	100	ns
Propagation delay,   See Figure 7   10 \				15 V	27 ns + (0.16 ns/pF)C <sub>L</sub>	-	35	70	ns
The content of the	t <sub>PLH</sub>		•	5 V	11 78 ns + (0.55 ns/pF)C <sub>L</sub>	-	105	210	ns
CP to QS2; see Figure 7   10 V		propagation delay,	see Figure 7	10 V	39 ns + (0.23 ns/pF)C <sub>L</sub>	-	50	100	ns
See Figure 7   10 V				15 V	32 ns + (0.16 ns/pF)C <sub>L</sub>	-	40	80	ns
CP to QPn; see Figure 7   10 V   32 ns + (0.16 ns/pF)CL   -   40   80   ns			CP to QS2;	5 V	78 ns + (0.55 ns/pF)C <sub>L</sub>	-	105	210	ns
CP to QPn; see Figure 7   123 ns + (0.55 ns/pF)CL   - 150   300 ns			see Figure 7	10 V	39 ns + (0.23 ns/pF)C <sub>L</sub>	-	50	100	ns
See Figure 7   10 V   59 ns + (0.23 ns/pF)C <sub>L</sub>   - 70   140   ns				15 V	32 ns + (0.16 ns/pF)C <sub>L</sub>	-	40	80	ns
STR to QPn; see Figure 8   15 V				5 V	123 ns + (0.55 ns/pF)C <sub>L</sub>	-	150	300	ns
			see Figure 7	10 V	59 ns + (0.23 ns/pF)C <sub>L</sub>	-	70	140	ns
				15 V	47 ns + (0.16 ns/pF)C <sub>L</sub>	-	55	110	ns
$t_{t}  \text{transition time}  \begin{array}{c ccccccccccccccccccccccccccccccccccc$				5 V	73 ns + (0.55 ns/pF)C <sub>L</sub>	-	100	200	ns
$ t_{t}                                  $			see Figure 8	10 V	34 ns + (0.23 ns/pF)C <sub>L</sub>	-	45	90	ns
$t_{PZH} = \begin{cases} 10 \text{ V} & 9 \text{ ns} + (0.42 \text{ ns/pF})C_L & - & 30 & 60 & \text{ns} \\ 15 \text{ V} & 6 \text{ ns} + (0.28 \text{ ns/pF})C_L & - & 20 & 40 & \text{ns} \\ 15 \text{ V} & 6 \text{ ns} + (0.28 \text{ ns/pF})C_L & - & 20 & 40 & \text{ns} \\ 10 \text{ V} & - & 40 & 80 & \text{ns} \\ 10 \text{ V} & - & 25 & 50 & \text{ns} \\ 15 \text{ V} & - & 20 & 40 & \text{ns} \\ 15 \text{ V} & - & 20 & 40 & \text{ns} \\ 15 \text{ V} & - & 20 & 40 & \text{ns} \\ 15 \text{ V} & - & 25 & 50 & \text{ns} \\ 15 \text{ V} & - & 25 & 50 & \text{ns} \\ 15 \text{ V} & - & 25 & 50 & \text{ns} \\ 15 \text{ V} & - & 25 & 50 & \text{ns} \\ 15 \text{ V} & - & 20 & 40 & \text{ns} \\ 15 \text{ V} & - & 20 &$				15 V	27 ns + (0.16 ns/pF)C <sub>L</sub>	-	35	70	ns
$t_{PZH}  \begin{array}{c ccccccccccccccccccccccccccccccccccc$	t <sub>t</sub>	transition time		5 V	10 ns + (1.00 ns/pF)C <sub>L</sub>	-	60	120	ns
$ \begin{array}{c} t_{PZH} \\ t_{PZH} \\ \end{array} \begin{array}{c} \text{OFF-state to HIGH} \\ \text{propagation delay} \end{array} \begin{array}{c} \text{OE to QPn;} \\ \text{see } \overline{\text{Figure 9}} \\ \end{array} \begin{array}{c} 5 \text{ V} \\ \end{array} \begin{array}{c} 10 \text{ V} \\ \end{array} \begin{array}{c} - \\ 25 \\ 50 \\ \end{array} \begin{array}{c} \text{ns} \\ \end{array} \\ \end{array} \\ t_{PZL} \\ \end{array} \begin{array}{c} \text{OFF-state to LOW} \\ \text{propagation delay} \end{array} \begin{array}{c} \text{OE to QPn;} \\ \text{See } \overline{\text{Figure 9}} \\ \end{array} \begin{array}{c} 5 \text{ V} \\ \end{array} \begin{array}{c} - \\ 20 \\ \end{array} \begin{array}{c} 40 \\ 80 \\ \text{ns} \\ \end{array} \\ \end{array} \begin{array}{c} \text{Ns} \\ \end{array} \\ \end{array} \\ t_{PHZ} \\ \end{array} \begin{array}{c} \text{HIGH to OFF-state} \\ \text{propagation delay} \end{array} \begin{array}{c} \text{OE to QPn;} \\ \text{See } \overline{\text{Figure 9}} \\ \end{array} \begin{array}{c} 5 \text{ V} \\ \end{array} \begin{array}{c} - \\ 25 \\ 50 \\ \text{ns} \\ \end{array} \\ \end{array} \begin{array}{c} \text{Ns} \\ \end{array} \\ \end{array} \\ t_{PHZ} \\ \end{array} \begin{array}{c} \text{HIGH to OFF-state} \\ \text{propagation delay} \end{array} \begin{array}{c} \text{OE to QPn;} \\ \text{See } \overline{\text{Figure 9}} \\ \end{array} \begin{array}{c} 5 \text{ V} \\ \end{array} \begin{array}{c} - \\ 75 \\ 150 \\ \text{ns} \\ \end{array} \\ \end{array} \begin{array}{c} - \\ 40 \\ 80 \\ \text{ns} \\ \end{array} \end{array}$				10 V	9 ns + (0.42 ns/pF)C <sub>L</sub>	-	30	60	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				15 V	6 ns + (0.28 ns/pF)C <sub>L</sub>	-	20	40	ns
propagation delay       see Figure 9       10 V       -       25       50       ns         15 V       -       20       40       ns         tPZL       OFF-state to LOW propagation delay       OE to QPn; see Figure 9       5 V       -       40       80       ns         15 V       -       25       50       ns         15 V       -       20       40       ns         tPHZ       HIGH to OFF-state propagation delay       OE to QPn; see Figure 9       5 V       -       75       150       ns         10 V       -       40       80       ns	t <sub>PZH</sub>	OFF-state to HIGH	OE to QPn;	5 V		-	40	80	ns
$\begin{array}{c} t_{PZL} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$		propagation delay	see Figure 9	10 V		-	25	50	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				15 V		-	20	40	ns
propagation delay       see Figure 9       10 V       -       25       50       ns         15 V       -       20       40       ns         t <sub>PHZ</sub> HIGH to OFF-state propagation delay       OE to QPn; see Figure 9       5 V       -       75       150       ns         10 V       -       40       80       ns	t <sub>PZL</sub>	OFF-state to LOW	OE to QPn;	5 V		-	40	80	ns
t <sub>PHZ</sub> HIGH to OFF-state OE to QPn; 5 V - 75 150 ns propagation delay see Figure 9 10 V - 40 80 ns		propagation delay	see Figure 9	10 V		-	25	50	ns
propagation delay see Figure 9 10 V - 40 80 ns				15 V		-	20	40	ns
propagation delay see Figure 9 10 V - 40 80 ns	t <sub>PHZ</sub>	HIGH to OFF-state	OE to QPn;	5 V		-	75	150	ns
15 V - 30 60 ns		propagation delay	see Figure 9	10 V		-	40	80	ns
				15 V		-	30	60	ns

8-stage shift-and-store register

 Table 7.
 Dynamic characteristics ...continued

 $V_{SS} = 0 \text{ V}$ ;  $T_{amb} = 25 \text{ °C}$ ; for test circuit see <u>Figure 11</u>; unless otherwise specified.

				<u> </u>				
Symbol	Parameter	Conditions	$V_{DD}$	Extrapolation formula	Min	Тур	Max	Unit
$t_{PLZ}$	LOW to OFF-state	OE to QPn;	5 V		-	80	160	ns
	propagation delay	see Figure 9	10 V		-	40	80	ns
			15 V		-	30	60	ns
t <sub>su</sub>	set-up time	D to CP;	5 V		60	30	-	ns
		see Figure 10	10 V		20	10	-	ns
			15 V		15	5	-	ns
t <sub>h</sub>	hold time	D to CP;	5 V		+5	-15	-	ns
		see Figure 10	10 V		20	5	-	ns
			15 V		20	5	-	ns MHz MHz
t <sub>W</sub>	pulse width	minimum LOW	5 V		60	30	80 ns 60 ns -	ns
		clock pulse; see Figure 7	10 V		30	15		ns
		see <u>rigure /</u>	15 V		24	12	-	ns
		minimum HIGH	5 V		40	20	-	ns
		strobe pulse;	10 V		30	15	-	ns
		see <u>Figure 8</u>	15 V		24	12	-	ns
f <sub>max</sub>	maximum frequency	see Figure 7	5 V		5	10	-	MHz
			10 V		11	22	-	MHz
			15 V		14	28	-	MHz

<sup>[1]</sup> The typical values of the propagation delay and transition times are calculated from the extrapolation formulas shown ( $C_L$  in pF).

Table 8. Dynamic power dissipation

 $V_{SS} = 0 \text{ V; } t_r = t_f \le 20 \text{ ns; } T_{amb} = 25 \text{ °C.}$ 

Symbol	Parameter	$V_{DD}$	Typical formula for P <sub>D</sub> (μW)	where:
$P_D$	dynamic power	5 V	$P_D = 2100 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2$	$f_i$ = input frequency in MHz,
	dissipation	10 V	$P_D = 9700 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2$	$f_0$ = output frequency in MHz,
		15 V	$P_D = 26000 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2$	$C_L$ = output load capacitance in pF,
				$V_{DD}$ = supply voltage in V,
				$\Sigma(f_0\times C_L)$ = sum of the outputs.

8-stage shift-and-store register

### 11. Waveforms







Table 9. Measurement points

Supply voltage	Input	Output			
$V_{DD}$	V <sub>M</sub>	V <sub>M</sub>	V <sub>X</sub>	$V_{Y}$	
5 V to 15 V	0.5V <sub>DD</sub>	0.5V <sub>DD</sub>	0.1V <sub>DD</sub>	0.9V <sub>DD</sub>	




### 8-stage shift-and-store register






### 8-stage shift-and-store register



### a. Input waveform



#### b. Test circuit

Test data is given in Table 10.

Definitions for test circuit:

DUT = Device Under Test.

 $C_L$  = load capacitance including jig and probe capacitance.

R<sub>L</sub> = load resistance.

 $R_T$  = termination resistance should be equal to the output impedance  $Z_0$  of the pulse generator.

Fig 11. Test circuit

Table 10. Test data


Supply voltage	Input		V <sub>EXT</sub>		Load		
$V_{DD}$	VI	V <sub>I</sub> t <sub>r</sub> , t <sub>f</sub>		t <sub>PHZ</sub> , t <sub>PZH</sub>	$t_{PLZ}$ , $t_{PZL}$	CL	R <sub>L</sub>
5 V to 15 V	$V_{SS}$ or $V_{DD}$	≤ 20 ns	open	$V_{SS}$	$V_{DD}$	50 pF	1 kΩ

8-stage shift-and-store register

### 12. Application information

Some examples of applications for the HEF4094B are:

- Serial-to-parallel data conversion
- · Remote control holding register




### 8-stage shift-and-store register

### 13. Package outline

### DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	b <sub>2</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	M <sub>H</sub>	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.02	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.03

#### Note

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT38-4						<del>95-01-14</del> 03-02-13

Fig 13. Package outline SOT38-4 (DIP16)

HEF4094

### SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



### Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	1990E DATE	
SOT109-1	076E07	MS-012				<del>99-12-27</del> 03-02-19	

Fig 14. Package outline SOT109-1 (SO16)

EF4094B

SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ	
mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.00 0.55	8° 0°	

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT338-1		MO-150				<del>99-12-27</del> 03-02-19


Fig 15. Package outline SOT338-1 (SSOP16)

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

### TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E (2)	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

		EUROPEAN	ISSUE DATE		
IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
	MO-153				<del>99-12-27</del> 03-02-18
	IEC				IEC JEDEC JEHA

Fig 16. Package outline SOT403-1 (TSSOP16)

8-stage shift-and-store register

### 14. Revision history

### Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
HEF4094B v.11	20130829	Product data sheet	-	HEF4094B v.10
Modifications:	• <u>Table 4</u> : Tal	ole note corrected (errata).		
HEF4094B v.10	20130625	Product data sheet	-	HEF4094B v.9
Modifications:	<ul> <li>added type</li> </ul>	number HEF4094BTT.		
HEF4094B v.9	20111116	Product data sheet	-	HEF4094B v.8
Modifications:	• <u>Table 6</u> : I <sub>OH</sub>	<sub>l</sub> minimum values changed t	o maximum	
HEF4094B v.8	20100402	Product data sheet	-	HEF4094B v.7
HEF4094B v.7	20091216	Product data sheet	-	HEF4094B v.6
HEF4094B v.6	20091103	Product data sheet	-	HEF4094B v.5
HEF4094B v.5	20090728	Product data sheet	-	HEF4094B v.4
HEF4094B v.4	20081030	Product data sheet	-	HEF4094B_CNV v.3
HEF4094B_CNV v.3	19950101	Product specification	-	HEF4094B_CNV v.2
HEF4094B_CNV v.2	19950101	Product specification	-	-

#### 8-stage shift-and-store register

### 15. Legal information

#### 15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

HEF4094B

### 8-stage shift-and-store register

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### 16. Contact information

For more information, please visit: <a href="http://www.nxp.com">http://www.nxp.com</a>

For sales office addresses, please send an email to: salesaddresses@nxp.com

### 8-stage shift-and-store register

### 17. Contents

1	General description 1
2	Features and benefits
3	Ordering information
4	Functional diagram 2
5	Pinning information 3
5.1	Pinning
5.2	Pin description
6	Functional description 4
7	Limiting values 5
8	Recommended operating conditions 5
9	Static characteristics 6
10	Dynamic characteristics
11	Waveforms
12	Application information 12
13	Package outline
14	Revision history
15	Legal information
15.1	Data sheet status
15.2	Definitions
15.3	Disclaimers
15.4	Trademarks
16	Contact information 19
17	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.