



# 3.3V CMOS OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O

IDT74LVC2245A

## FEATURES:

- 0.5 MICRON CMOS Technology
- ESD > 2000V per MIL-STD-883, Method 3015;  
> 200V using machine model (C = 200pF, R = 0)
- 1.27mm pitch SOIC, 0.65mm pitch SSOP,  
0.635mm pitch QSOP, 0.65mm pitch TSSOP packages
- Extended commercial range of - 40°C to +85°C
- $V_{CC} = 3.3V \pm 0.3V$ , Normal Range
- $V_{CC} = 2.3V$  to  $3.6V$ , Extended Range
- CMOS power levels ( $0.4\mu W$  typ. static)
- Rail-to-Rail output swing for increased noise margin
- All inputs, outputs and I/O are 5 Volt tolerant
- Supports hot insertion

### Drive Features for LVC2245A:

- Balanced Output Drivers:  $\pm 12mA$  (B port)
- High Output Drivers:  $\pm 24mA$  (A port)

## DESCRIPTION:

This bus transceiver is built using advanced dual metal CMOS technology. The LVC2245A device is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the device so the buses are effectively isolated.


Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V environment.

The LVC2245A has series resistors in the device output structure of the "B" port which will significantly reduce line noise when used with light loads. The driver has been designed to drive  $\pm 12mA$  at the designated threshold levels.


## APPLICATIONS:

- 5V and 3.3V mixed voltage systems
- Data communication and telecommunication systems

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION



SOIC/ SSOP/ QSOP/ TSSOP  
TOP VIEW

## ABSOLUTE MAXIMUM RATINGS <sup>(1)</sup>

Symbol	Description	Max.	Unit
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	– 0.5 to +6.5	V
T <sub>STG</sub>	Storage Temperature	– 65 to +150	°C
I <sub>OUT</sub>	DC Output Current	– 50 to +50	mA
I <sub>IK</sub> I <sub>OK</sub>	Continuous Clamp Current, V <sub>I</sub> < 0 or V <sub>O</sub> < 0	– 50	mA
I <sub>CC</sub> I <sub>SS</sub>	Continuous Current through each V <sub>CC</sub> or GND	± 100	mA

8LVC

### NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## CAPACITANCE (T<sub>A</sub> = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	4.5	6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	5.5	8	pF
C <sub>I/O</sub>	I/O Port Capacitance	V <sub>IN</sub> = 0V	6.5	8	pF

8LVC Link

### NOTE:

- As applicable to the device type.

## PIN DESCRIPTION

Pin Names	Description
$\overline{\text{OE}}$	Output-enable Input (Active LOW)
A <sub>x</sub>	Side A Inputs or 3-State Outputs
B <sub>x</sub>	Side B Inputs or 3-State Outputs
DIR	Direction-control Input

## FUNCTION TABLE <sup>(1)</sup>

Inputs		Outputs
$\overline{\text{OE}}$	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

### NOTE:

- H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition:  $T_A = -40^{\circ}\text{C}$  To  $+85^{\circ}\text{C}$

Symbol	Parameter	Test Conditions		Min.	Typ. <sup>(1)</sup>	Max.	Unit
$V_{IH}$	Input HIGH Voltage Level	$V_{CC} = 2.3\text{V to } 2.7\text{V}$		1.7	—	—	V
		$V_{CC} = 2.7\text{V to } 3.6\text{V}$		2	—	—	
$V_{IL}$	Input LOW Voltage Level	$V_{CC} = 2.3\text{V to } 2.7\text{V}$		—	—	0.7	V
		$V_{CC} = 2.7\text{V to } 3.6\text{V}$		—	—	0.8	
$I_{IH}$ $I_{IL}$	Input Leakage Current	$V_{CC} = 3.6\text{V}$	$V_I = 0 \text{ to } 5.5\text{V}$	—	—	$\pm 5$	$\mu\text{A}$
$I_{OZH}$ $I_{OZL}$	High Impedance Output Current (3-State Output pins)	$V_{CC} = 3.6\text{V}$	$V_O = 0 \text{ to } 5.5\text{V}$	—	—	$\pm 10$	$\mu\text{A}$
$I_{OFF}$	Input/Output Power Off Leakage	$V_{CC} = 0\text{V}$ , $V_{IN}$ or $V_O \leq 5.5\text{V}$		—	—	$\pm 50$	$\mu\text{A}$
$V_{IK}$	Clamp Diode Voltage	$V_{CC} = 2.3\text{V}$ , $I_{IN} = -18\text{mA}$		—	-0.7	-1.2	V
$V_H$	Input Hysteresis	$V_{CC} = 3.3\text{V}$		—	100	—	mV
$I_{CCL}$ $I_{CCH}$ $I_{CCZ}$	Quiescent Power Supply Current	$V_{CC} = 3.6\text{V}$	$V_{IN} = \text{GND or } V_{CC}$	—	—	10	$\mu\text{A}$
			$3.6 \leq V_{IN} \leq 5.5\text{V}^{(2)}$	—	—	10	
$\Delta I_{CC}$	Quiescent Power Supply Current Variation	One input at $V_{CC} - 0.6\text{V}$ , other inputs at $V_{CC}$ or GND $V_{CC} = 3.0 - 3.6\text{V}$		—	—	500	$\mu\text{A}$

### NOTES:

- Typical values are at  $V_{CC} = 3.3\text{V}$ ,  $+25^{\circ}\text{C}$  ambient.
- This applies in the disabled state only.

## OUTPUT DRIVE CHARACTERISTICS FOR PORT A

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Max.	Unit
$V_{OH}$	Output HIGH Voltage	$V_{CC} = 2.3\text{V to } 3.6\text{V}$	$I_{OH} = -0.1\text{mA}$	$V_{CC} - 0.2$	—	V
		$V_{CC} = 2.3\text{V}$	$I_{OH} = -6\text{mA}$	2	—	
		$V_{CC} = 2.3\text{V}$	$I_{OH} = -12\text{mA}$	1.7	—	
		$V_{CC} = 2.7\text{V}$		2.2	—	
		$V_{CC} = 3.0\text{V}$		2.4	—	
		$V_{CC} = 3.0\text{V}$	$I_{OH} = -24\text{mA}$	2.2	—	
$V_{OL}$	Output LOW Voltage	$V_{CC} = 2.3\text{V to } 3.6\text{V}$	$I_{OL} = 0.1\text{mA}$	—	0.2	V
		$V_{CC} = 2.3\text{V}$	$I_{OL} = 6\text{mA}$	—	0.4	
			$I_{OL} = 12\text{mA}$	—	0.7	
		$V_{CC} = 2.7\text{V}$	$I_{OL} = 12\text{mA}$	—	0.4	
		$V_{CC} = 3.0\text{V}$	$I_{OL} = 24\text{mA}$	—	0.55	

8LVC Link

### NOTE:

- $V_{IH}$  and  $V_{IL}$  must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate  $V_{CC}$  range.  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ .

## OUTPUT DRIVE CHARACTERISTICS FOR PORT B

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Max.	Unit
VOH	Output HIGH Voltage	VCC = 2.3V to 3.6V	IOH = – 0.1mA	VCC – 0.2	—	V
		VCC = 2.3V	IOH = – 4mA	1.9	—	
			IOH = – 6mA	1.7	—	
		VCC = 2.7V	IOH = – 4mA	2.2	—	
			IOH = – 8mA	2	—	
		VCC = 3.0V	IOH = – 6mA	2.4	—	
			IOH = – 12mA	2	—	
VOL	Output LOW Voltage	VCC = 2.3V to 3.6V	IOL = 0.1mA	—	0.2	V
		VCC = 2.3V	IOL = 4mA	—	0.4	
			IOL = 6mA	—	0.55	
		VCC = 2.7V	IOL = 4mA	—	0.4	
			IOL = 8mA	—	0.6	
		VCC = 3.0V	IOL = 6mA	—	0.55	
			IOL = 12mA	—	0.8	

8LVC Link

### NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate VCC range. TA = – 40°C to +85°C.

## OPERATING CHARACTERISTICS, VCC = 3.3V±0.3V, TA = 25°C

Symbol	Parameter	Test Conditions	Typical	Unit
CPD	Power dissipation capacitance per transceiver Outputs enabled	CL = 0pF, f = 10Mhz	48	pF
CPD	Power dissipation capacitance per transceiver Outputs disabled		4	pF

## SWITCHING CHARACTERISTICS FOR PORT A <sup>(1)</sup>

Symbol	Parameter	VCC = 2.7V		VCC = 3.3V±0.3V		Unit
		Min.	Max.	Min.	Max.	
tPLH tPHL	Propagation Delay xBx to xAx	—	7.3	1.5	6.3	ns
tPZH tPZL	Output Enable Time xOE to xAx	—	9.5	1.5	8.5	ns
tPHZ tPLZ	Output Disable Time xOE to xAx	—	8.5	1.7	7.5	ns
tsk(0)	Output Skew <sup>(2)</sup>	—	—	—	500	ps

### NOTES:

1. See test circuits and waveforms. TA = – 40°C to + 85°C.
2. Skew between any two outputs of the same package and switching in the same direction.

## SWITCHING CHARACTERISTICS FOR PORT B (1)

Symbol	Parameter	V <sub>CC</sub> = 2.7V		V <sub>CC</sub> = 3.3V±0.3V		Unit
		Min.	Max.	Min.	Max.	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay xAx to xBx	—	8.1	1.5	7.1	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time $\overline{OE}$ to xBx	—	10	1.5	9	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time $\overline{OE}$ to xBx	—	9.2	1.7	8.2	ns
t <sub>sk(0)</sub>	Output Skew <sup>(2)</sup>	—	—	—	500	ps

### NOTES:

1. See test circuits and waveforms. T<sub>A</sub> = – 40°C to + 85°C.
2. Skew between any two outputs of the same package and switching in the same direction.


## TEST CIRCUITS AND WAVEFORMS

### TEST CONDITIONS

Symbol	$V_{CC}^{(1)} = 3.3V \pm 0.3V$	$V_{CC}^{(1)} = 2.7V$	$V_{CC}^{(2)} = 2.5V \pm 0.2V$	Unit
$V_{LOAD}$	6	6	$2 \times V_{CC}$	V
$V_{IH}$	2.7	2.7	$V_{CC}$	V
$V_T$	1.5	1.5	$V_{CC}/2$	V
$V_{LZ}$	300	300	150	mV
$V_{HZ}$	300	300	150	mV
$C_L$	50	50	30	pF

8LVC Link

### TEST CIRCUITS FOR ALL OUTPUTS



LVC Link

#### DEFINITIONS:

$C_L$  = Load capacitance: includes jig and probe capacitance.

$R_T$  = Termination resistance: should be equal to  $Z_{OUT}$  of the Pulse Generator.

#### NOTES:


1. Pulse Generator for All Pulses: Rate  $\leq 10\text{MHz}$ ;  $t_F \leq 2.5\text{ns}$ ;  $t_R \leq 2.5\text{ns}$ .
2. Pulse Generator for All Pulses: Rate  $\leq 10\text{MHz}$ ;  $t_F \leq 2\text{ns}$ ;  $t_R \leq 2\text{ns}$ .

### SWITCH POSITION

Test	Switch
Open Drain	$V_{LOAD}$
Disable Low	
Enable Low	
Disable High	GND
Enable High	
All Other tests	Open

8LVC Link

### OUTPUT SKEW - $t_{SK}(x)$




$$t_{SK}(x) = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$

LVC Link

#### NOTES:


1. For  $t_{SK}(o)$  OUTPUT1 and OUTPUT2 are any two outputs.
2. For  $t_{SK}(b)$  OUTPUT1 and OUTPUT2 are in the same bank.

### PROPAGATION DELAY



LVC Link

### ENABLE AND DISABLE TIMES




LVC Link

#### NOTE:


1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

### SET-UP, HOLD, AND RELEASE TIMES



LVC Link

### PULSE WIDTH



LVC Link

## ORDERING INFORMATION

IDT	XX	LVC	X	XXXX	XX
Temp. Range	Bus-Hold	Device Type	Package		
				SO	Small Outline IC (gull wing) (SO20-2)
				PY	Shrink Small Outline Package (SO20-7)
				Q	Quarter Size Small Outline Package (SO20-8)
				PG	Thin Shrink Small Outline Package (SO20-9)
			2245A		Octal Bus Transceiver with 3-State Outputs, $\pm 12\text{mA}$ (B port) $\pm 24\text{mA}$ (A port)
		Blank			No Bus-hold
74					$-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$



### CORPORATE HEADQUARTERS

2975 Stender Way  
 Santa Clara, CA 95054

### for SALES:

800-345-7015 or 408-727-6116  
 fax: 408-492-8674  
[www.idt.com](http://www.idt.com)\*

\*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.  
 The IDT logo is a registered trademark of Integrated Device Technology, Inc.