



# **+1.2V to +5.5V, $\pm 15\text{kV}$ ESD-Protected, 0.1 $\mu\text{A}$ , 35Mbps, 8-Channel Level Translators**

## **General Description**

The MAX3000E/MAX3001E/MAX3002–MAX3012 8-channel level translators provide the level shifting necessary to allow data transfer in a multivoltage system. Externally applied voltages,  $V_{CC}$  and  $V_L$ , set the logic levels on either side of the device. Logic signals present on the  $V_L$  side of the device appear as a higher voltage logic signal on the  $V_{CC}$  side of the device, and vice-versa.

The MAX3000E/MAX3001E/MAX3002/MAX3003 use an architecture specifically designed to be bidirectional without the use of a directional pin.

The MAX3000E/MAX3001E/MAX3002/MAX3004–MAX3012 feature an EN input that, when low, reduces the  $V_{CC}$  and  $V_L$  supply currents to  $< 2\mu\text{A}$ . The MAX3000E/MAX3001E also have  $\pm 15\text{kV}$  ESD protection on the I/O  $V_{CC}$  side for greater protection in applications that route signals externally. The MAX3000E operates at a guaranteed data rate of 230kbps. The MAX3001E operates at a guaranteed data rate of 4Mbps. The MAX3002–MAX3012 operate at a guaranteed data rate of 20Mbps over the entire specified operating voltage range.

The MAX3000E/MAX3001E/MAX3002–MAX3012 accept  $V_L$  voltages from +1.2V to +5.5V and  $V_{CC}$  voltages from +1.65V to +5.5V, making them ideal for data transfer between low-voltage ASICs/PLDs and higher voltage systems. The MAX3000E/MAX3001E/MAX3002–MAX3012 are available in 20-bump UCSP™, 20-pin TQFN (5mm x 5mm), and 20-pin TSSOP packages.

## **Applications**

CMOS Logic-Level Translation  
Cellphones  
SPI™ and MICROWIRE™ Level Translation  
Low-Voltage ASIC Level Translation  
Smart Card Readers  
Cellphone Cradles  
Portable POS Systems  
Portable Communication Devices  
Low-Cost Serial Interfaces  
GPS  
Telecommunications Equipment

UCSP is a trademark of Maxim Integrated Products, Inc.

SPI is a trademark of Motorola, Inc.

MICROWIRE is a trademark of National Semiconductor.

## **Features**

- ◆ **Guaranteed Data Rate Options**  
230kbps (MAX3000E)  
4Mbps (MAX3001E)  
20Mbps (MAX3002–MAX3012)
- ◆ **Bidirectional Level Translation Without Using a Directional Pin** (MAX3000E/MAX3001E/MAX3002/MAX3003)
- ◆ **Unidirectional Level Translation** (MAX3004–MAX3012)
- ◆ **Operation Down to +1.2V on  $V_L$**
- ◆  **$\pm 15\text{kV}$  ESD Protection on I/O  $V_{CC}$  Lines** (MAX3000E/MAX3001E)
- ◆ **Ultra-Low 0.1 $\mu\text{A}$  Supply Current in Shutdown**
- ◆ **Low Quiescent Current ( $< 10\mu\text{A}$ )**
- ◆ **UCSP, TQFN, and TSSOP Packages**


## **Ordering Information**

| PART          | TEMP RANGE     | PIN-PACKAGE | PKG CODE |
|---------------|----------------|-------------|----------|
| MAX3000EEUP   | -40°C to +85°C | 20 TSSOP    | U20-3    |
| MAX3000EEBP-T | -40°C to +85°C | 4 x 5 UCSP  | B20-1    |

Ordering Information continued at end of data sheet.

**Note:** All devices operate over the -40°C to +85°C operating temperature range.

## **Typical Operating Circuit**



Pin Configurations and Functional Diagrams appear at end of data sheet.



# +1.2V to +5.5V, $\pm 15\text{kV}$ ESD-Protected, $0.1\mu\text{A}$ , 35Mbps, 8-Channel Level Translators

## ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to GND.)

|                                                                              |                                   |
|------------------------------------------------------------------------------|-----------------------------------|
| V <sub>CC</sub> .....                                                        | -0.3V to +6V                      |
| V <sub>L</sub> .....                                                         | -0.3V to +6V                      |
| I/O V <sub>CC</sub> .....                                                    | -0.3V to (V <sub>CC</sub> + 0.3V) |
| I/O V <sub>L</sub> .....                                                     | -0.3V to (V <sub>L</sub> + 0.3V)  |
| EN, EN A/B .....                                                             | -0.3V to +6V                      |
| Short-Circuit Duration I/O V <sub>L</sub> , I/O V <sub>CC</sub> to GND ..... | Continuous                        |
| Continuous Power Dissipation (T <sub>A</sub> = +70°C)                        |                                   |
| 20-Pin TSSOP (derate 7.0mW/°C above +70°C) .....                             | 559mW                             |
| 20-Bump UCSP (derate 10mW/°C above +70°C) .....                              | 800mW                             |
| 20-Pin 5mm x 5mm TQFN                                                        |                                   |
| (derate 20.0mW/°C above +70°C) .....                                         | 1667mW                            |

Operating Temperature Ranges

|                                         |                 |
|-----------------------------------------|-----------------|
| MAX3001EAUP .....                       | -40°C to +125°C |
| MAX300_EE_P .....                       | -40°C to +85°C  |
| MAX30_E_P .....                         | -40°C to +85°C  |
| Junction Temperature .....              | +150°C          |
| Storage Temperature Range .....         | -65°C to +150°C |
| Lead Temperature (soldering, 10s) ..... | +300°C          |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

(V<sub>CC</sub> = +1.65V to +5.5V, V<sub>L</sub> = +1.2V to V<sub>CC</sub>, EN = V<sub>L</sub> (MAX3000E/MAX3001E/MAX3002/MAX3004-MAX3012), EN A/B = V<sub>L</sub> or 0 (MAX3003), T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>. Typical values are at V<sub>CC</sub> = +1.65V, V<sub>L</sub> = +1.2V, and T<sub>A</sub> = +25°C.) (Notes 1, 2)

| PARAMETER                               | SYMBOL                | CONDITIONS                                                                                                                                                      | MIN  | TYP | MAX             | UNITS         |
|-----------------------------------------|-----------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|------|-----|-----------------|---------------|
| <b>POWER SUPPLIES</b>                   |                       |                                                                                                                                                                 |      |     |                 |               |
| V <sub>L</sub> Supply Range             | V <sub>L</sub>        |                                                                                                                                                                 | 1.2  |     | V <sub>CC</sub> | V             |
| V <sub>CC</sub> Supply Range            | V <sub>CC</sub>       |                                                                                                                                                                 | 1.65 |     | 5.50            | V             |
| Supply Current from V <sub>CC</sub>     | I <sub>QVCC</sub>     | I/O V <sub>CC</sub> = 0, I/O V <sub>L</sub> = 0<br>or I/O V <sub>CC</sub> = V <sub>CC</sub> , I/O V <sub>L</sub> = V <sub>L</sub> ,<br>MAX3000E/MAX3002-MAX3012 |      | 0.1 | 10              | $\mu\text{A}$ |
|                                         |                       | I/O V <sub>CC</sub> = 0, I/O V <sub>L</sub> = 0<br>or I/O V <sub>CC</sub> = V <sub>CC</sub> , I/O V <sub>L</sub> = V <sub>L</sub> ,<br>MAX3001E                 |      | 0.1 | 50              |               |
| Supply Current from V <sub>L</sub>      | I <sub>QVL</sub>      | I/O V <sub>CC</sub> = 0, I/O V <sub>L</sub> = 0<br>or I/O V <sub>CC</sub> = V <sub>CC</sub> , I/O V <sub>L</sub> = V <sub>L</sub> ,<br>MAX3000E/MAX3002-MAX3012 |      | 0.1 | 10              | $\mu\text{A}$ |
|                                         |                       | I/O V <sub>CC</sub> = 0, I/O V <sub>L</sub> = 0<br>or I/O V <sub>CC</sub> = V <sub>CC</sub> , I/O V <sub>L</sub> = V <sub>L</sub> ,<br>MAX3001E                 |      | 0.1 | 50              |               |
| V <sub>CC</sub> Shutdown Supply Current | I <sub>SHDN-VCC</sub> | T <sub>A</sub> = +25°C, EN = 0,<br>MAX3000E/MAX3001E/MAX3002/<br>MAX3004-MAX3012                                                                                |      | 0.1 | 2               | $\mu\text{A}$ |
|                                         |                       | T <sub>A</sub> = +25°C, EN A/B = 0,<br>MAX3003                                                                                                                  |      | 0.1 | 2               |               |
| V <sub>L</sub> Shutdown Supply Current  | I <sub>SHDN-VL</sub>  | T <sub>A</sub> = +25°C, EN = 0,<br>MAX3000E/MAX3001E/MAX3002/<br>MAX3004-MAX3012                                                                                |      | 0.1 | 2               | $\mu\text{A}$ |
|                                         |                       | T <sub>A</sub> = +25°C, EN A/B = 0,<br>MAX3003                                                                                                                  |      | 0.1 | 2               |               |

# **+1.2V to +5.5V, ±15kV ESD-Protected, 0.1µA, 35Mbps, 8-Channel Level Translators**

## **ELECTRICAL CHARACTERISTICS (continued)**

(V<sub>CC</sub> = +1.65V to +5.5V, V<sub>L</sub> = +1.2V to V<sub>CC</sub>, EN = V<sub>L</sub> (MAX3000E/MAX3001E/MAX3002/MAX3004–MAX3012), EN A/B = V<sub>L</sub> or 0 (MAX3003), T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>. Typical values are at V<sub>CC</sub> = +1.65V, V<sub>L</sub> = +1.2V, and T<sub>A</sub> = +25°C.) (Notes 1, 2)

| PARAMETER                                                | SYMBOL           | CONDITIONS                                                                                 | MIN                   | TYP | MAX                   | UNITS |
|----------------------------------------------------------|------------------|--------------------------------------------------------------------------------------------|-----------------------|-----|-----------------------|-------|
| I/O V <sub>CC</sub> _ Three-State Output Leakage Current |                  | T <sub>A</sub> = +25°C, EN = 0, MAX3000E/MAX3001E/MAX3002/MAX3004–MAX3012                  |                       | 0.1 | 2                     | µA    |
|                                                          |                  | T <sub>A</sub> = +25°C, EN A/B = 0, MAX3003                                                |                       | 0.1 | 2                     |       |
| I/O V <sub>L</sub> _ Three-State Output Leakage Current  |                  | EN A/B = 0, MAX3003                                                                        |                       | 0.1 | 2                     | µA    |
| I/O V <sub>L</sub> _ Pulldown Resistance During Shutdown |                  | EN = 0, MAX3000E/MAX3001E/MAX3002/MAX3004–MAX3012                                          | 4.59                  |     | 8.30                  | kΩ    |
| EN or EN A/B Input Leakage Current                       |                  | T <sub>A</sub> = +25°C                                                                     |                       |     | 1                     | µA    |
| <b>LOGIC-LEVEL THRESHOLDS</b>                            |                  |                                                                                            |                       |     |                       |       |
| I/O V <sub>L</sub> _ Input-Voltage High Threshold        | V <sub>IHL</sub> |                                                                                            |                       |     | 2/3 x V <sub>L</sub>  | V     |
| I/O V <sub>L</sub> _ Input-Voltage Low Threshold         | V <sub>ILL</sub> |                                                                                            | 1/3 x V <sub>L</sub>  |     |                       | V     |
| I/O V <sub>CC</sub> _ Input-Voltage High Threshold       | V <sub>IHC</sub> |                                                                                            |                       |     | 2/3 x V <sub>CC</sub> | V     |
| I/O V <sub>CC</sub> _ Input-Voltage Low Threshold        | V <sub>ILC</sub> |                                                                                            | 1/3 x V <sub>CC</sub> |     |                       | V     |
| EN, EN A/B Input-Voltage High Threshold                  | V <sub>IH</sub>  |                                                                                            |                       |     | V <sub>L</sub> - 0.4  | V     |
| EN, EN A/B Input-Voltage Low Threshold                   | V <sub>IL</sub>  |                                                                                            | 0.4                   |     |                       | V     |
| I/O V <sub>L</sub> _ Output-Voltage High                 | V <sub>OHL</sub> | I/O V <sub>L</sub> _ source current = 20µA, I/O V <sub>CC</sub> _ ≥ V <sub>CC</sub> - 0.4V | V <sub>L</sub> - 0.4  |     |                       | V     |
| I/O V <sub>L</sub> _ Output-Voltage Low                  | V <sub>OLL</sub> | I/O V <sub>L</sub> _ sink current = 20µA, I/O V <sub>CC</sub> _ ≤ 0.4V                     |                       | 0.4 |                       | V     |
| I/O V <sub>CC</sub> _ Output-Voltage High                | V <sub>OHC</sub> | I/O V <sub>CC</sub> _ source current = 20µA, I/O V <sub>L</sub> _ ≥ V <sub>L</sub> - 0.4V  | V <sub>CC</sub> - 0.4 |     |                       | V     |
| I/O V <sub>CC</sub> _ Output-Voltage Low                 | V <sub>OLC</sub> | I/O V <sub>CC</sub> sink current = 20µA, I/O V <sub>L</sub> _ ≤ 0.4V                       |                       | 0.4 |                       | V     |
| <b>ESD PROTECTION</b>                                    |                  |                                                                                            |                       |     |                       |       |
| I/O V <sub>CC</sub> _                                    |                  | Human Body Model, MAX3000E/MAX3001E                                                        |                       | ±15 |                       | kV    |

**MAX3000E/MAX3001E/MAX3002–MAX3012**

# **+1.2V to +5.5V, $\pm 15\text{kV}$ ESD-Protected, $0.1\mu\text{A}$ , 35Mbps, 8-Channel Level Translators**

## **TIMING CHARACTERISTICS**

( $V_{CC} = +1.65\text{V}$  to  $+5.5\text{V}$ ,  $V_L = +1.2\text{V}$  to  $V_{CC}$ ,  $EN = V_L$  (MAX3000E/MAX3001E/MAX3002/MAX3004-MAX3012),  $EN\ A/B = V_L$  or  $0$  (MAX3003),  $T_A = T_{MIN}$  to  $T_{MAX}$ . Typical values are at  $V_{CC} = +1.65\text{V}$ ,  $V_L = +1.2\text{V}$ , and  $T_A = +25^\circ\text{C}$ .) (Notes 1, 2)

| PARAMETER                                   | SYMBOL           | CONDITIONS                                                                   | MIN | TYP | MAX  | UNITS |
|---------------------------------------------|------------------|------------------------------------------------------------------------------|-----|-----|------|-------|
| I/O $V_{CC\_}$ Rise Time                    | $t_{RVCC}$       | $R_S = 50\Omega$ , $C_{VCC} = 50\text{pF}$ , MAX3000E, Figures 1a, 1b        | 400 | 800 | 1200 | ns    |
|                                             |                  | $R_S = 50\Omega$ , $C_{VCC} = 50\text{pF}$ , MAX3001E, Figures 1a, 1b        |     | 25  | 50   |       |
|                                             |                  | $R_S = 50\Omega$ , $C_{VCC} = 50\text{pF}$ , MAX3002-MAX3012, Figures 1a, 1b |     |     | 15   |       |
| I/O $V_{CC\_}$ Fall Time                    | $t_{FVCC}$       | $R_S = 50\Omega$ , $C_{VCC} = 50\text{pF}$ , MAX3000E, Figures 1a, 1b        | 400 | 800 | 1200 | ns    |
|                                             |                  | $R_S = 50\Omega$ , $C_{VCC} = 50\text{pF}$ , MAX3001E, Figures 1a, 1b        |     | 25  | 50   |       |
|                                             |                  | $R_S = 50\Omega$ , $C_{VCC} = 50\text{pF}$ , MAX3002-MAX3012, Figures 1a, 1b |     |     | 15   |       |
| I/O $V_{L\_}$ Rise Time                     | $t_{RVL}$        | $R_S = 50\Omega$ , $C_{VL} = 50\text{pF}$ , MAX3000E, Figures 2a, 2b         | 400 | 800 | 1200 | ns    |
|                                             |                  | $R_S = 50\Omega$ , $C_{VL} = 50\text{pF}$ , MAX3001E, Figures 2a, 2b         |     | 25  | 50   |       |
|                                             |                  | $R_S = 50\Omega$ , $C_{VL} = 15\text{pF}$ , MAX3002-MAX3012, Figures 2a, 2b  |     |     | 15   |       |
| I/O $V_{L\_}$ Fall Time                     | $t_{FVL}$        | $R_S = 50\Omega$ , $C_{VL} = 50\text{pF}$ , MAX3000E, Figures 2a, 2b         | 400 | 800 | 1200 | ns    |
|                                             |                  | $R_S = 50\Omega$ , $C_{VL} = 50\text{pF}$ , MAX3001E, Figures 2a, 2b         |     | 25  | 65   |       |
|                                             |                  | $R_S = 50\Omega$ , $C_{VL} = 15\text{pF}$ , MAX3002-MAX3012, Figures 2a, 2b  |     |     | 15   |       |
| Propagation Delay (Driving I/O $V_{L\_}$ )  | I/O $V_L$ -VCC   | $R_S = 50\Omega$ , $C_{VCC} = 50\text{pF}$ , MAX3000E, Figures 1a, 1b        |     |     | 1000 | ns    |
|                                             |                  | $R_S = 50\Omega$ , $C_{VCC} = 50\text{pF}$ , MAX3001E, Figures 1a, 1b        |     |     | 50   |       |
|                                             |                  | $R_S = 50\Omega$ , $C_{VCC} = 50\text{pF}$ , MAX3002-MAX3012, Figures 1a, 1b |     |     | 20   |       |
| Propagation Delay (Driving I/O $V_{CC\_}$ ) | I/O $V_{CC}$ -VL | $R_S = 50\Omega$ , $C_{VL} = 50\text{pF}$ , MAX3000E, Figures 2a, 2b         |     |     | 1000 | ns    |
|                                             |                  | $R_S = 50\Omega$ , $C_{VL} = 50\text{pF}$ , MAX3001E, Figures 2a, 2b         |     |     | 50   |       |
|                                             |                  | $R_S = 50\Omega$ , $C_{VL} = 15\text{pF}$ , MAX3002-MAX3012, Figures 2a, 2b  |     |     | 20   |       |

**Note 1:** All units are 100% production tested at  $T_A = +25^\circ\text{C}$ . Limits over the operating temperature range are guaranteed by design and not production tested.

**Note 2:** For normal operation, ensure that  $V_L < V_{CC}$ . During power-up,  $V_L > V_{CC}$  does not damage the device.

# **+1.2V to +5.5V, ±15kV ESD-Protected, 0.1μA, 35Mbps, 8-Channel Level Translators**

## **TIMING CHARACTERISTICS (continued)**

(V<sub>CC</sub> = +1.65V to +5.5V, V<sub>L</sub> = +1.2V to V<sub>CC</sub>, EN = V<sub>L</sub> (MAX3000E/MAX3001E/MAX3002/MAX3004–MAX3012), EN A/B = V<sub>L</sub> or 0 (MAX3003), T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>. Typical values are at V<sub>CC</sub> = +1.65V, V<sub>L</sub> = +1.2V, and T<sub>A</sub> = +25°C.) (Notes 1, 2)

| PARAMETER                                                                     | SYMBOL              | CONDITIONS                                                                                                               | MIN | TYP | MAX | UNITS |
|-------------------------------------------------------------------------------|---------------------|--------------------------------------------------------------------------------------------------------------------------|-----|-----|-----|-------|
| Channel-to-Channel Skew                                                       | t <sub>SKEW</sub>   | R <sub>S</sub> = 50Ω, C <sub>VCC</sub> = 50pF, C <sub>VL</sub> = 50pF, MAX3000E                                          |     |     | 500 | ns    |
|                                                                               |                     | R <sub>S</sub> = 50Ω, C <sub>VCC</sub> = 50pF, C <sub>VL</sub> = 50pF, MAX3001E                                          |     |     | 10  |       |
|                                                                               |                     | R <sub>S</sub> = 50Ω, C <sub>VCC</sub> = 50pF, C <sub>VL</sub> = 15pF, MAX3002–MAX3012                                   |     |     | 5   |       |
| Part-to-Part Skew                                                             | t <sub>PPSKEW</sub> | R <sub>S</sub> = 50Ω, C <sub>VCC</sub> = 50pF, C <sub>VL</sub> = 50pF, ΔT <sub>A</sub> = +20°C, MAX3000E (Note 3)        |     |     | 800 | ns    |
|                                                                               |                     | R <sub>S</sub> = 50Ω, C <sub>VCC</sub> = 50pF, C <sub>VL</sub> = 50pF, ΔT <sub>A</sub> = +20°C, MAX3001E (Note 3)        |     |     | 30  |       |
|                                                                               |                     | R <sub>S</sub> = 50Ω, C <sub>VCC</sub> = 50pF, C <sub>VL</sub> = 15pF, ΔT <sub>A</sub> = +20°C, MAX3002–MAX3012 (Note 3) |     |     | 10  |       |
| Propagation Delay from I/O V <sub>L</sub> _ to I/O V <sub>CC</sub> _ after EN | t <sub>EN-VCC</sub> | C <sub>VCC</sub> = 50pF, MAX3000E/MAX3001E, MAX3002–MAX3012, Figure 3                                                    |     |     | 2   | μs    |
| Propagation Delay from I/O V <sub>CC</sub> _ to I/O V <sub>L</sub> _ after EN | t <sub>EN-VL</sub>  | C <sub>VL</sub> = 50pF, MAX3000E/MAX3001E/ MAX3002/MAX3004–MAX3012, Figure 4                                             |     |     | 2   | μs    |
|                                                                               |                     | C <sub>VL</sub> = 15pF, MAX3003, Figure 4                                                                                |     |     | 2   |       |
| Maximum Data Rate                                                             |                     | R <sub>S</sub> = 50Ω, C <sub>VCC</sub> = 50pF, C <sub>VL</sub> = 50pF, MAX3000E                                          | 230 |     |     | kbps  |
|                                                                               |                     | R <sub>S</sub> = 50Ω, C <sub>VCC</sub> = 50pF, C <sub>VL</sub> = 50pF, MAX3001E                                          | 4   |     |     | Mbps  |
|                                                                               |                     | R <sub>S</sub> = 50Ω, C <sub>VCC</sub> = 50pF, C <sub>VL</sub> = 15pF, MAX3002–MAX3012                                   | 20  |     |     |       |

**Note 3:** V<sub>CC</sub> from device 1 must equal V<sub>CC</sub> of device 2; V<sub>L</sub> from device 1 must equal V<sub>L</sub> of device 2.

**MAX3000E/MAX3001E/MAX3002–MAX3012**

# **+1.2V to +5.5V, $\pm 15\text{kV}$ ESD-Protected, $0.1\mu\text{A}$ , 35Mbps, 8-Channel Level Translators**

## **TIMING CHARACTERISTICS—MAX3002–MAX3012**

( $V_{CC} = +1.65\text{V}$  to  $+5.5\text{V}$ ,  $V_L = +1.2\text{V}$  to  $V_{CC}$ ,  $EN = V_L$  (MAX3002/MAX3004–MAX3012),  $EN\ A/B = V_L$  or  $0$  (MAX3003),  $T_A = T_{MIN}$  to  $T_{MAX}$ .) (Notes 1, 2)


| PARAMETER                                                        | SYMBOL               | CONDITIONS                     | MIN | TYP | MAX | UNITS |
|------------------------------------------------------------------|----------------------|--------------------------------|-----|-----|-----|-------|
| <b>+1.2V <math>\leq V_L \leq V_{CC} \leq +3.3\text{V}</math></b> |                      |                                |     |     |     |       |
| I/O $V_{CC\_}$ Rise Time                                         | $t_{RVCC}$           |                                |     |     | 15  | ns    |
| I/O $V_{CC\_}$ Fall Time                                         | $t_{FVCC}$           |                                |     |     | 15  | ns    |
| I/O $V_{L\_}$ Rise Time                                          | $t_{RVL}$            |                                |     |     | 15  | ns    |
| I/O $V_{L\_}$ Fall Time                                          | $t_{FVL}$            |                                |     |     | 15  | ns    |
| Propagation Delay                                                | I/O $V_L$ - $V_{CC}$ | Driving I/O $V_{L\_}$          |     |     | 15  | ns    |
|                                                                  | I/O $V_{CC}$ - $V_L$ | Driving I/O $V_{CC\_}$         |     |     | 15  |       |
| Channel-to-Channel Skew                                          | $t_{SKEW}$           | Each translator equally loaded |     |     | 5   | ns    |
| Maximum Data Rate                                                |                      |                                | 20  |     |     | Mbps  |
| <b>+2.5V <math>\leq V_L \leq V_{CC} \leq +3.3\text{V}</math></b> |                      |                                |     |     |     |       |
| I/O $V_{CC\_}$ Rise Time                                         | $t_{RVCC}$           |                                |     |     | 8.5 | ns    |
| I/O $V_{CC\_}$ Fall Time                                         | $t_{FVCC}$           |                                |     |     | 8.5 | ns    |
| I/O $V_{L\_}$ Rise Time                                          | $t_{RVL}$            |                                |     |     | 8.5 | ns    |
| I/O $V_{L\_}$ Fall Time                                          | $t_{FVL}$            |                                |     |     | 8.5 | ns    |
| Propagation Delay                                                | I/O $V_L$ - $V_{CC}$ | Driving I/O $V_{L\_}$          |     |     | 8.5 | ns    |
|                                                                  | I/O $V_{CC}$ - $V_L$ | Driving I/O $V_{CC\_}$         |     |     | 8.5 |       |
| Channel-to-Channel Skew                                          | $t_{SKEW}$           | Each translator equally loaded |     |     | 10  | ns    |
| Maximum Data Rate                                                |                      |                                | 35  |     |     | Mbps  |
| <b>+1.8V <math>\leq V_L \leq V_{CC} \leq +2.5\text{V}</math></b> |                      |                                |     |     |     |       |
| I/O $V_{CC\_}$ Rise Time                                         | $t_{RVCC}$           |                                |     |     | 10  | ns    |
| I/O $V_{CC\_}$ Fall Time                                         | $t_{FVCC}$           |                                |     |     | 10  | ns    |
| I/O $V_{L\_}$ Rise Time                                          | $t_{RVL}$            |                                |     |     | 10  | ns    |
| I/O $V_{L\_}$ Fall Time                                          | $t_{FVL}$            |                                |     |     | 10  | ns    |
| Propagation Delay                                                | I/O $V_L$ - $V_{CC}$ | Driving I/O $V_{L\_}$          |     |     | 15  | ns    |
|                                                                  | I/O $V_{CC}$ - $V_L$ | Driving I/O $V_{CC\_}$         |     |     | 10  |       |
| Channel-to-Channel Skew                                          | $t_{SKEW}$           | Each translator equally loaded |     |     | 5   | ns    |
| Maximum Data Rate                                                |                      |                                | 30  |     |     | Mbps  |

# +1.2V to +5.5V, $\pm 15\text{kV}$ ESD-Protected, $0.1\mu\text{A}$ , 35Mbps, 8-Channel Level Translators


## Typical Operating Characteristics

( $T_A = +25^\circ\text{C}$ , unless otherwise noted.)


**$V_L$  SUPPLY CURRENT vs. SUPPLY VOLTAGE**  
(DRIVING I/O  $V_L$ ,  $V_L = 1.8\text{V}$ )




**$V_{CC}$  SUPPLY CURRENT vs. SUPPLY VOLTAGE**  
(DRIVING I/O  $V_L$ ,  $V_L = 1.8\text{V}$ )




**$V_L$  SUPPLY CURRENT vs. TEMPERATURE**  
(DRIVING I/O  $V_{CC}$ ,  $V_{CC} = 3.3\text{V}$ ,  $V_L = 1.8\text{V}$ )




**$V_{CC}$  SUPPLY CURRENT vs. TEMPERATURE**  
(DRIVING I/O  $V_{CC}$ ,  $V_{CC} = 3.3\text{V}$ ,  $V_L = 1.8\text{V}$ )




**$V_L$  SUPPLY CURRENT vs. CAPACITIVE LOAD ON I/O  $V_{CC}$**  (DRIVING I/O  $V_L$ ,  $V_{CC} = 3.3\text{V}$ ,  $V_L = 1.8\text{V}$ )



**$V_{CC}$  SUPPLY CURRENT vs. CAPACITIVE LOAD ON I/O  $V_{CC}$**  (DRIVING I/O  $V_L$ ,  $V_{CC} = 3.3\text{V}$ ,  $V_L = 1.8\text{V}$ )









**MAX3000E  
RISE/FALL TIME vs. CAPACITIVE LOAD ON I/O  $V_{CC}$**  (DRIVING I/O  $V_L$ ,  $V_{CC} = 3.3\text{V}$ ,  $V_L = 1.8\text{V}$ )



# **+1.2V to +5.5V, $\pm 15\text{kV}$ ESD-Protected, $0.1\mu\text{A}$ , 35Mbps, 8-Channel Level Translators**

## **Typical Operating Characteristics (continued)**









( $T_A = +25^\circ\text{C}$ , unless otherwise noted.)



# **+1.2V to +5.5V, $\pm 15\text{kV}$ ESD-Protected, 0.1 $\mu\text{A}$ , 35Mbps, 8-Channel Level Translators**

## **Typical Operating Characteristics (continued)**

( $T_A = +25^\circ\text{C}$ , unless otherwise noted.)



# **+1.2V to +5.5V, $\pm 15\text{kV}$ ESD-Protected, $0.1\mu\text{A}$ , 35Mbps, 8-Channel Level Translators**

## **Pin Description**

### **MAX3000E/MAX3001E/MAX3002**

| PIN   |      |      | NAME          | FUNCTION                                                                                                                                                                                                               |
|-------|------|------|---------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| TSSOP | UCSP | TQFN |               |                                                                                                                                                                                                                        |
| 1     | B1   | 19   | I/O $V_L1$    | Input/Output 1, Referenced to $V_L$                                                                                                                                                                                    |
| 2     | A1   | 20   | $V_L$         | Logic Input Voltage, $+1.2\text{V} \leq V_L \leq V_{CC}$ . Bypass $V_L$ to GND with a $0.1\mu\text{F}$ capacitor.                                                                                                      |
| 3     | A2   | 1    | I/O $V_L2$    | Input/Output 2, Referenced to $V_L$                                                                                                                                                                                    |
| 4     | B2   | 2    | I/O $V_L3$    | Input/Output 3, Referenced to $V_L$                                                                                                                                                                                    |
| 5     | A3   | 3    | I/O $V_L4$    | Input/Output 4, Referenced to $V_L$                                                                                                                                                                                    |
| 6     | B3   | 4    | I/O $V_L5$    | Input/Output 5, Referenced to $V_L$                                                                                                                                                                                    |
| 7     | A4   | 5    | I/O $V_L6$    | Input/Output 6, Referenced to $V_L$                                                                                                                                                                                    |
| 8     | B4   | 6    | I/O $V_L7$    | Input/Output 7, Referenced to $V_L$                                                                                                                                                                                    |
| 9     | A5   | 7    | I/O $V_L8$    | Input/Output 8, Referenced to $V_L$                                                                                                                                                                                    |
| 10    | B5   | 8    | EN            | Enable Input. If EN is pulled low, I/O $V_{CC}1$ to I/O $V_{CC}8$ are in three-state, while I/O $V_L1$ to I/O $V_L8$ have internal $6\text{k}\Omega$ pulldown resistors. Drive EN high ( $V_L$ ) for normal operation. |
| 11    | C5   | 9    | GND           | Ground                                                                                                                                                                                                                 |
| 12    | D5   | 10   | I/O $V_{CC}8$ | Input/Output 8, Referenced to $V_{CC}$                                                                                                                                                                                 |
| 13    | C4   | 11   | I/O $V_{CC}7$ | Input/Output 7, Referenced to $V_{CC}$                                                                                                                                                                                 |
| 14    | D4   | 12   | I/O $V_{CC}6$ | Input/Output 6, Referenced to $V_{CC}$                                                                                                                                                                                 |
| 15    | C3   | 13   | I/O $V_{CC}5$ | Input/Output 5, Referenced to $V_{CC}$                                                                                                                                                                                 |
| 16    | D3   | 14   | I/O $V_{CC}4$ | Input/Output 4, Referenced to $V_{CC}$                                                                                                                                                                                 |
| 17    | C2   | 15   | I/O $V_{CC}3$ | Input/Output 3, Referenced to $V_{CC}$                                                                                                                                                                                 |
| 18    | D2   | 16   | I/O $V_{CC}2$ | Input/Output 2, Referenced to $V_{CC}$                                                                                                                                                                                 |
| 19    | C1   | 17   | $V_{CC}$      | $V_{CC}$ Input Voltage, $+1.65\text{V} \leq V_{CC} \leq +5.5\text{V}$ . Bypass $V_{CC}$ to GND with a $0.1\mu\text{F}$ capacitor.                                                                                      |
| 20    | D1   | 18   | I/O $V_{CC}1$ | Input/Output 1, Referenced to $V_{CC}$                                                                                                                                                                                 |
| —     | —    | EP   | EP            | Exposed Pad. Connect to GND.                                                                                                                                                                                           |

# **+1.2V to +5.5V, ±15kV ESD-Protected, 0.1µA, 35Mbps, 8-Channel Level Translators**

## **Pin Description (continued)**

### **MAX3003**

| PIN   |      |      | NAME                   | FUNCTION                                                                                                                                                                                                                                                |
|-------|------|------|------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| TSSOP | UCSP | TQFN |                        |                                                                                                                                                                                                                                                         |
| 1     | B1   | 19   | I/O V <sub>L</sub> 1A  | Input/Output 1A, Referenced to V <sub>L</sub>                                                                                                                                                                                                           |
| 2     | A1   | 20   | V <sub>L</sub>         | Logic Input Voltage, +1.2V ≤ V <sub>L</sub> ≤ V <sub>CC</sub> . Bypass V <sub>L</sub> to GND with a 0.1µF capacitor.                                                                                                                                    |
| 3     | A2   | 1    | I/O V <sub>L</sub> 2A  | Input/Output 2A, Referenced to V <sub>L</sub>                                                                                                                                                                                                           |
| 4     | B2   | 2    | I/O V <sub>L</sub> 3A  | Input/Output 3A, Referenced to V <sub>L</sub>                                                                                                                                                                                                           |
| 5     | A3   | 3    | I/O V <sub>L</sub> 4A  | Input/Output 4A, Referenced to V <sub>L</sub>                                                                                                                                                                                                           |
| 6     | B3   | 4    | I/O V <sub>L</sub> 1B  | Input/Output 1B, Referenced to V <sub>L</sub>                                                                                                                                                                                                           |
| 7     | A4   | 5    | I/O V <sub>L</sub> 2B  | Input/Output 2B, Referenced to V <sub>L</sub>                                                                                                                                                                                                           |
| 8     | B4   | 6    | I/O V <sub>L</sub> 3B  | Input/Output 3B, Referenced to V <sub>L</sub>                                                                                                                                                                                                           |
| 9     | A5   | 7    | I/O V <sub>L</sub> 4B  | Input/Output 4B, Referenced to V <sub>L</sub>                                                                                                                                                                                                           |
| 10    | B5   | 8    | EN A/B                 | Enable Input. If EN A/B is pulled low, channels 1B through 4B are active, and channels 1A through 4A are in three-state. If EN A/B is driven high to V <sub>L</sub> , channels 1A through 4A are active, and channels 1B through 4B are in three-state. |
| 11    | C5   | 9    | GND                    | Ground                                                                                                                                                                                                                                                  |
| 12    | D5   | 10   | I/O V <sub>CC</sub> 4B | Input/Output 4B, Referenced to V <sub>CC</sub>                                                                                                                                                                                                          |
| 13    | C4   | 11   | I/O V <sub>CC</sub> 3B | Input/Output 3B, Referenced to V <sub>CC</sub>                                                                                                                                                                                                          |
| 14    | D4   | 12   | I/O V <sub>CC</sub> 2B | Input/Output 2B, Referenced to V <sub>CC</sub>                                                                                                                                                                                                          |
| 15    | C3   | 13   | I/O V <sub>CC</sub> 1B | Input/Output 1B, Referenced to V <sub>CC</sub>                                                                                                                                                                                                          |
| 16    | D3   | 14   | I/O V <sub>CC</sub> 4A | Input/Output 4A, Referenced to V <sub>CC</sub>                                                                                                                                                                                                          |
| 17    | C2   | 15   | I/O V <sub>CC</sub> 3A | Input/Output 3A, Referenced to V <sub>CC</sub>                                                                                                                                                                                                          |
| 18    | D2   | 16   | I/O V <sub>CC</sub> 2A | Input/Output 2A, Referenced to V <sub>CC</sub>                                                                                                                                                                                                          |
| 19    | C1   | 17   | V <sub>CC</sub>        | V <sub>CC</sub> Input Voltage, +1.65V ≤ V <sub>CC</sub> ≤ +5.5V. Bypass V <sub>CC</sub> to GND with a 0.1µF capacitor.                                                                                                                                  |
| 20    | D1   | 18   | I/O V <sub>CC</sub> 1A | Input/Output 1A, Referenced to V <sub>CC</sub>                                                                                                                                                                                                          |
| —     | —    | EP   | EP                     | Exposed Pad. Connect to GND.                                                                                                                                                                                                                            |

**MAX3000E/MAX3001E/MAX3002-MAX3012**

# **+1.2V to +5.5V, $\pm 15\text{kV}$ ESD-Protected, $0.1\mu\text{A}$ , 35Mbps, 8-Channel Level Translators**

## **Pin Description (continued)**

### **MAX3004–MAX3012**

| NAME                                  | FUNCTION (Note 1)                                                                                                                                                                                                                                                                                                                                                    |
|---------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| V <sub>CC</sub>                       | V <sub>CC</sub> Input Voltage, $+1.65\text{V} < V_{CC} < +5.5\text{V}$ . Bypass V <sub>CC</sub> to GND with a $0.1\mu\text{F}$ capacitor.                                                                                                                                                                                                                            |
| V <sub>L</sub>                        | Logic Input Voltage, $+1.2\text{V} \leq V_L \leq V_{CC}$ . Bypass V <sub>L</sub> to GND with a $0.1\mu\text{F}$ capacitor.                                                                                                                                                                                                                                           |
| GND                                   | Ground                                                                                                                                                                                                                                                                                                                                                               |
| EN<br>(MAX3004)                       | Enable Input. If EN is pulled low, OV <sub>CC</sub> 1–OV <sub>CC</sub> 8 are in three-state, while IV <sub>L</sub> 1–IV <sub>L</sub> 8 have $6\text{k}\Omega$ pulldown resistors. Drive EN high (V <sub>L</sub> ) for normal operation.                                                                                                                              |
| EN<br>(MAX3005)                       | Enable Input. If EN is pulled low, IV <sub>CC</sub> 1 and OV <sub>CC</sub> 2–OV <sub>CC</sub> 8 are in three-state, while OV <sub>L</sub> 1 and IV <sub>L</sub> 2–IV <sub>L</sub> 8 have $6\text{k}\Omega$ pulldown resistors. Drive EN high (V <sub>L</sub> ) for normal operation.                                                                                 |
| EN<br>(MAX3006)                       | Enable Input. If EN is pulled low, IV <sub>CC</sub> 1, IV <sub>CC</sub> 2, and OV <sub>CC</sub> 3–OV <sub>CC</sub> 8 are in three-state, while OV <sub>L</sub> 1, OV <sub>L</sub> 2, and IV <sub>L</sub> 3–IV <sub>L</sub> 8 have $6\text{k}\Omega$ pulldown resistors. Drive EN high (V <sub>L</sub> ) for normal operation.                                        |
| EN<br>(MAX3007)                       | Enable Input. If EN is pulled low, IV <sub>CC</sub> 1, IV <sub>CC</sub> 2, IV <sub>CC</sub> 3, and OV <sub>CC</sub> 4–OV <sub>CC</sub> 8 are in three-state, while OV <sub>L</sub> 1, OV <sub>L</sub> 2, OV <sub>L</sub> 3, and IV <sub>L</sub> 4–IV <sub>L</sub> 8 have $6\text{k}\Omega$ pulldown resistors. Drive EN high (V <sub>L</sub> ) for normal operation. |
| EN<br>(MAX3008)                       | Enable Input. If EN is pulled low, IV <sub>CC</sub> 1–IV <sub>CC</sub> 4 and OV <sub>CC</sub> 5–OV <sub>CC</sub> 8 are in three-state, while OV <sub>L</sub> 1–OV <sub>L</sub> 4 and IV <sub>L</sub> 5–IV <sub>L</sub> 8 have $6\text{k}\Omega$ pulldown resistors. Drive EN high (V <sub>L</sub> ) for normal operation.                                            |
| EN<br>(MAX3009)                       | Enable Input. If EN is pulled low, IV <sub>CC</sub> 1–IV <sub>CC</sub> 5, OV <sub>CC</sub> 6, OV <sub>CC</sub> 7, and OV <sub>CC</sub> 8 are in three-state, while OV <sub>L</sub> 1–OV <sub>L</sub> 5, IV <sub>L</sub> 6, IV <sub>L</sub> 7, and IV <sub>L</sub> 8 have $6\text{k}\Omega$ pulldown resistors. Drive EN high (V <sub>L</sub> ) for normal operation. |
| EN<br>(MAX3010)                       | Enable Input. If EN is pulled low, IV <sub>CC</sub> 1–IV <sub>CC</sub> 6, OV <sub>CC</sub> 7, and OV <sub>CC</sub> 8 are in three-state, while OV <sub>L</sub> 1–OV <sub>L</sub> 6, IV <sub>L</sub> 7, and IV <sub>L</sub> 8 have $6\text{k}\Omega$ pulldown resistors. Drive EN high (V <sub>L</sub> ) for normal operation.                                        |
| EN<br>(MAX3011)                       | Enable Input. If EN is pulled low, IV <sub>CC</sub> 1–IV <sub>CC</sub> 7 and OV <sub>CC</sub> 8 are in three-state, while OV <sub>L</sub> 1–OV <sub>L</sub> 7 and IV <sub>L</sub> 8 have $6\text{k}\Omega$ pulldown resistors. Drive EN high (V <sub>L</sub> ) for normal operation.                                                                                 |
| EN<br>(MAX3012)                       | Enable Input. If EN is pulled low, IV <sub>CC</sub> 1–IV <sub>CC</sub> 8 are in three-state, while OV <sub>L</sub> 1–OV <sub>L</sub> 8 have $6\text{k}\Omega$ pulldown resistors. Drive EN high (V <sub>L</sub> ) for normal operation.                                                                                                                              |
| IV <sub>L</sub> 1–IV <sub>L</sub> 8   | Inputs Referenced to V <sub>L</sub> , Numbers 1 to 8                                                                                                                                                                                                                                                                                                                 |
| OV <sub>L</sub> 1–OV <sub>L</sub> 8   | Outputs Referenced to V <sub>L</sub> , Numbers 1 to 8                                                                                                                                                                                                                                                                                                                |
| IV <sub>CC</sub> 1–IV <sub>CC</sub> 8 | Inputs Referenced to V <sub>CC</sub> , Numbers 1 to 8                                                                                                                                                                                                                                                                                                                |
| OV <sub>CC</sub> 1–OV <sub>CC</sub> 8 | Outputs Referenced to V <sub>CC</sub> , Numbers 1 to 8                                                                                                                                                                                                                                                                                                               |

**Note 1:** For specific pin numbers, see the *Pin Configurations*.

# **+1.2V to +5.5V, $\pm 15\text{kV}$ ESD-Protected, $0.1\mu\text{A}$ , 35Mbps, 8-Channel Level Translators**

## **Test Circuits/Timing Diagrams**




Figure 1a. Driving I/O  $V_L$




Figure 1b. Timing for Driving I/O  $V_L$




Figure 2a. Driving I/O  $V_{CC}$






Figure 2b. Timing for Driving I/O  $V_{CC}$

**MAX3000E/MAX3001E/MAX3002-MAX3012**

# **+1.2V to +5.5V, ±15kV ESD-Protected, 0.1µA, 35Mbps, 8-Channel Level Translators**

## **Test Circuits/Timing Diagrams (continued)**



# **+1.2V to +5.5V, $\pm 15\text{kV}$ ESD-Protected, 0.1 $\mu\text{A}$ , 35Mbps, 8-Channel Level Translators**

## **Detailed Description**

The MAX3000E/MAX3001E/MAX3002–MAX3012 logic-level translators provide the level shifting necessary to allow data transfer in a multivoltage system. Externally applied voltages,  $V_{CC}$  and  $V_L$ , set the logic levels on either side of the device. Logic signals present on the  $V_L$  side of the device appear as a higher voltage logic signal on the  $V_{CC}$  side of the device, and vice-versa. The MAX3000E/MAX3001E/MAX3002/MAX3003 are bidirectional level translators allowing data translation in either direction ( $V_L \leftrightarrow V_{CC}$ ) on any single data line. These devices use an architecture specifically designed to be bidirectional without the use of a direction pin. The MAX3004–MAX3012 unidirectional level translators level shift data in one direction ( $V_L \rightarrow V_{CC}$  or  $V_{CC} \rightarrow V_L$ ) on any single data line. The MAX3000E/MAX3001E/MAX3002–MAX3012 accept  $V_L$  from +1.2V to +5.5V. All devices have  $V_{CC}$  ranging from +1.65V to +5.5V, making them ideal for data transfer between low-voltage ASICs/PLDs and higher voltage systems.

The MAX3000E/MAX3001E/MAX3002/MAX3004–MAX3012 feature an output enable mode that reduces  $V_{CC}$  supply current to less than 2 $\mu\text{A}$ , and  $V_L$  supply current to less than 2 $\mu\text{A}$  when in shutdown. The MAX3000E/MAX3001E have  $\pm 15\text{kV}$  ESD protection on the  $V_{CC}$  side for greater protection in applications that route signals externally. The MAX3000E operates at a guaranteed data rate of 230kbps; the MAX3001E operates at a guaranteed data rate of 4Mbps and the MAX3002–MAX3012 are guaranteed with a data rate of 20Mbps of operation over the entire specified operating voltage range.

## **Level Translation**

For proper operation, ensure that  $+1.65\text{V} \leq V_{CC} \leq +5.5\text{V}$ ,  $+1.2\text{V} \leq V_L \leq +5.5\text{V}$ , and  $V_L \leq V_{CC}$ . During power-up sequencing,  $V_L \geq V_{CC}$  does not damage the device. During power-supply sequencing, when  $V_{CC}$  is floating and  $V_L$  is powering up, up to 10mA current can be sourced to each load on the  $V_L$  side, yet the device does not latch up.

The maximum data rate also depends heavily on the load capacitance (see the *Typical Operating Characteristics*), output impedance of the driver, and the operational voltage range (see the *Timing Characteristics* table).

## **Input Driver Requirements**

The MAX3001E/MAX3002–MAX3012 architecture is based on a one-shot accelerator output stage. See Figure 5. Accelerator output stages are always in three-

state except when there is a transition on any of the translators on the input side, either I/O  $V_L$  or I/O  $V_{CC}$ .

When there is such a transition, the accelerator stages become active, charging (discharging) the capacitances at the I/Os. Due to its bidirectional nature, both stages become active during the one-shot pulse. This can lead to some current feeding into the external source that is driving the translator. However, this behavior helps to speed up the transition on the driven side.

For proper full-speed operation, the output current of a device that drives the inputs of the MAX3000E/MAX3001E/MAX3002–MAX3012 should meet the following requirements:

- MAX3000E (230kbps):  
 $i > 1\text{mA}$ ,  $R_{drv} < 1\text{k}\Omega$
- MAX3001E (4Mbps):  
 $i > 10^7 \times V \times (C + 10\text{pF})$
- MAX3002–MAX3012 (20Mbps):  
 $i > 10^8 \times V \times (C + 10\text{pF})$

where  $i$  is the driver output current,  $V$  is the logic-supply voltage (i.e.,  $V_L$  or  $V_{CC}$ ) and  $C$  is the parasitic capacitance of the signal line.

## **Enable Output Mode (EN, EN A/B)**

The MAX3000E/MAX3001E/MAX3002 and the MAX3004–MAX3012 feature an EN input, and the MAX3003 has an EN A/B input. Pull EN low to set the MAX3000E/MAX3001E/MAX3002/MAX3004–MAX3012s' I/O  $V_{CC}$ 1 through I/O  $V_{CC}$ 8 in three-state output mode, while I/O  $V_L$ 1 through I/O  $V_L$ 8 have internal 6k $\Omega$  pulldown resistors. Drive EN to logic-high ( $V_L$ ) for normal operation. The MAX3003 is intended for bus multiplexing or bus switching applications. Drive EN A/B low to place channels 1B through 4B in active mode, while channels 1A through 4A are in three-state mode. Drive EN A/B to logic-high ( $V_L$ ) to enable channels 1A through 4A, while channels 1B through 4B remain in three-state mode.

## **$\pm 15\text{kV}$ ESD Protection**

As with all Maxim devices, ESD-protection structures are incorporated on all pins to protect against electrostatic discharges encountered during handling and assembly. The I/O  $V_{CC}$  lines have extra protection against static discharge. Maxim's engineers have developed state-of-the-art structures to protect these pins against ESD of  $\pm 15\text{kV}$  without damage. The ESD structures withstand high ESD in all states: normal operation, three-state output mode, and powered down. After an ESD event, Maxim's E versions keep working without latchup, whereas competing products can latch and must be powered down to remove latchup.

# **+1.2V to +5.5V, ±15kV ESD-Protected, 0.1μA, 35Mbps, 8-Channel Level Translators**




Figure 5. MAX3001E/MAX3002-MAX3012 Simplified Functional Diagram (1 I/O Line)

ESD protection can be tested in various ways. The I/O V<sub>CC</sub> lines of the MAX3000E/MAX3001E are characterized for protection to ±15kV using the Human Body Model.

## **ESD Test Conditions**

ESD performance depends on a variety of conditions. Contact Maxim for a reliability report that documents test setup, test methodology, and test results.

## **Human Body Model**

Figure 7a shows the Human Body Model and Figure 7b shows the current waveform it generates when discharged into a low impedance. This model consists of a 100pF capacitor charged to the ESD voltage of interest, which is then discharged into the test device through a 1.5kΩ resistor.

## **Machine Model**

The Machine Model for ESD tests all pins using a 200pF storage capacitor and zero discharge resistance. Its objective is to emulate the stress caused by contact that occurs with handling and assembly during manufacturing. Of course, all pins require this protection during manufacturing, not just inputs and outputs. Therefore, after PCB assembly, the Machine Model is less relevant to I/O ports.




Figure 6. Typical  $I_{IN}$  vs.  $V_{IN}$

# **+1.2V to +5.5V, ±15kV ESD-Protected, 0.1μA, 35Mbps, 8-Channel Level Translators**

## **Applications Information**

### **Power-Supply Decoupling**

To reduce ripple and the chance of transmitting incorrect data, bypass  $V_L$  and  $V_{CC}$  to ground with a 0.1μF capacitor. To ensure full ±15kV ESD protection, bypass  $V_{CC}$  to ground with a 1μF capacitor. Place all capacitors as close to the power-supply inputs as possible.

### **I<sup>2</sup>C Level Translation**

For I<sup>2</sup>C level translation for I<sup>2</sup>C applications, please refer to the MAX3372E–MAX3379E/MAX3390E–MAX3393E datasheet.

## **Unidirectional vs. Bidirectional Level Translator**

The MAX3000E/MAX3001E/MAX3002/MAX3003 bidirectional translators can operate as a unidirectional device to translate signals without inversion. The MAX3004–MAX3012 unidirectional level translators, level-shift data in one direction ( $V_L \rightarrow V_{CC}$  or  $V_{CC} \rightarrow V_L$ ) on any single data line (see the *Ordering Information*.) These devices provide the smallest solution (UCSP package) for unidirectional level translation without inversion.

**MAX3000E/MAX3001E/MAX3002–MAX3012**

# **+1.2V to +5.5V, ±15kV ESD-Protected, 0.1μA, 35Mbps, 8-Channel Level Translators**




Figure 7a. Human Body ESD Test Model




Figure 7b. Human Body Current Waveform

## **Selector Guide**

| PART     | EN | EN A/B | Tx/Rx* | DATA RATE | ESD PROTECTION (kV) |
|----------|----|--------|--------|-----------|---------------------|
| MAX3000E | ✓  | —      | 8/8    | 230kbps   | ±15                 |
| MAX3001E | ✓  | —      | 8/8    | 4Mbps     | ±15                 |
| MAX3002  | ✓  | —      | 8/8    | **        | ±2                  |
| MAX3003  | —  | ✓      | 8/8    | **        | ±2                  |
| MAX3004  | ✓  | —      | 8/0    | **        | ±2                  |
| MAX3005  | ✓  | —      | 7/1    | **        | ±2                  |
| MAX3006  | ✓  | —      | 6/2    | **        | ±2                  |
| MAX3007  | ✓  | —      | 5/3    | **        | ±2                  |
| MAX3008  | ✓  | —      | 4/4    | **        | ±2                  |
| MAX3009  | ✓  | —      | 3/5    | **        | ±2                  |
| MAX3010  | ✓  | —      | 2/6    | **        | ±2                  |
| MAX3011  | ✓  | —      | 1/7    | **        | ±2                  |
| MAX3012  | ✓  | —      | 0/8    | **        | ±2                  |

\*Tx = VL → VCC; Rx = VCC → VL


\*\*See Table 1.

**Table 1. Data Rate**

| VL ↔ VCC (V) | MAX3002–MAX3012<br>GUARANTEED DATA RATE<br>(Mbps) |
|--------------|---------------------------------------------------|
| 1.2 ↔ 5.5    | 40                                                |
| 1.2 ↔ 3.3    | 20                                                |
| 2.5 ↔ 3.3    | 35                                                |
| 1.8 ↔ 2.5    | 30                                                |
| 1.2 ↔ 2.5    | 20                                                |
| 1.2 ↔ 1.8    | 20                                                |

**+1.2V to +5.5V,  $\pm 15\text{kV}$  ESD-Protected,  $0.1\mu\text{A}$ ,  
35Mbps, 8-Channel Level Translators**


**MAX3000E/MAX3001E/MAX3002 Functional Diagram**



**MAX3000E/MAX3001E/MAX3002-MAX3012**

# **+1.2V to +5.5V, $\pm 15\text{kV}$ ESD-Protected, $0.1\mu\text{A}$ , 35Mbps, 8-Channel Level Translators**



**MAX3003 Functional Diagram**



# **+1.2V to +5.5V, ±15kV ESD-Protected, 0.1µA, 35Mbps, 8-Channel Level Translators**


## **Pin Configurations**

**MAX3000E/MAX3001E/MAX3002-MAX3012**




# **+1.2V to +5.5V, $\pm 15\text{kV}$ ESD-Protected, $0.1\mu\text{A}$ , 35Mbps, 8-Channel Level Translators**

## **Pin Configurations (continued)**



# +1.2V to +5.5V, ±15kV ESD-Protected, 0.1µA, 35Mbps, 8-Channel Level Translators

## Pin Configurations (continued)



## Ordering Information (continued)

| PART          | TEMP RANGE      | PIN-PACKAGE | PKG CODE |
|---------------|-----------------|-------------|----------|
| MAX3001EUP    | -40°C to +85°C  | 20 TSSOP    | U20-3    |
| MAX3001EBP-T* | -40°C to +85°C  | 4 x 5 UCSP  | B20-1    |
| MAX3001ETP    | -40°C to +85°C  | 20 TQFN     | T2055-4  |
| MAX3001EAP    | -40°C to +125°C | 20 TSSOP    | U20-3    |
| MAX3002EUP    | -40°C to +85°C  | 20 TSSOP    | U20-3    |
| MAX3002EBP-T* | -40°C to +85°C  | 4 x 5 UCSP  | B20-1    |
| MAX3002ETP    | -40°C to +85°C  | 20 TQFN     | T2055-4  |
| MAX3003EUP    | -40°C to +85°C  | 20 TSSOP    | U20-3    |
| MAX3003EBP-T* | -40°C to +85°C  | 4 x 5 UCSP  | B20-1    |
| MAX3003ETP    | -40°C to +85°C  | 20 TQFN     | T2055-4  |
| MAX3004EUP    | -40°C to +85°C  | 20 TSSOP    | U20-3    |
| MAX3004EBP-T* | -40°C to +85°C  | 4 x 5 UCSP  | B20-1    |
| MAX3005EUP    | -40°C to +85°C  | 20 TSSOP    | U20-3    |
| MAX3005EBP-T* | -40°C to +85°C  | 4 x 5 UCSP  | B20-1    |
| MAX3006EUP    | -40°C to +85°C  | 20 TSSOP    | U20-3    |
| MAX3006EBP-T* | -40°C to +85°C  | 4 x 5 UCSP  | B20-1    |

| PART          | TEMP RANGE     | PIN-PACKAGE | PKG CODE |
|---------------|----------------|-------------|----------|
| MAX3007EUP    | -40°C to +85°C | 20 TSSOP    | U20-3    |
| MAX3007EBP-T* | -40°C to +85°C | 4 x 5 UCSP  | B20-1    |
| MAX3008EUP    | -40°C to +85°C | 20 TSSOP    | U20-3    |
| MAX3008EBP-T* | -40°C to +85°C | 4 x 5 UCSP  | B20-1    |
| MAX3009EUP    | -40°C to +85°C | 20 TSSOP    | U20-3    |
| MAX3009EBP-T* | -40°C to +85°C | 4 x 5 UCSP  | B20-1    |
| MAX3010EUP    | -40°C to +85°C | 20 TSSOP    | U20-3    |
| MAX3010EBP-T* | -40°C to +85°C | 4 x 5 UCSP  | B20-1    |
| MAX3011EUP    | -40°C to +85°C | 20 TSSOP    | U20-3    |
| MAX3011EBP-T* | -40°C to +85°C | 4 x 5 UCSP  | B20-1    |
| MAX3012EUP    | -40°C to +85°C | 20 TSSOP    | U20-3    |
| MAX3012EBP-T* | -40°C to +85°C | 4 x 5 UCSP  | B20-1    |

\*Future product—contact factory for availability.

-T = Tape-and-reel package.

## Chip Information


TRANSISTOR COUNT: 1184

PROCESS: BiCMOS

# **+1.2V to +5.5V, ±15kV ESD-Protected, 0.1µA, 35Mbps, 8-Channel Level Translators**

## **Package Information**


(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to [www.maxim-ic.com/packages](http://www.maxim-ic.com/packages).)



# +1.2V to +5.5V, ±15kV ESD-Protected, 0.1μA, 35Mbps, 8-Channel Level Translators

## Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to [www.maxim-ic.com/packages](http://www.maxim-ic.com/packages).)



| COMMON DIMENSIONS |           |      |        |           |      |      |           |      |      |           |      |      |
|-------------------|-----------|------|--------|-----------|------|------|-----------|------|------|-----------|------|------|
| PKG. SYMBOL       | 16L 5x5   |      |        | 20L 5x5   |      |      | 28L 5x5   |      |      | 32L 5x5   |      |      |
| A                 | 0.70      | 0.75 | 0.80   | 0.70      | 0.75 | 0.80 | 0.70      | 0.75 | 0.80 | 0.70      | 0.75 | 0.80 |
| A1                | 0         | 0.02 | 0.05   | 0         | 0.02 | 0.05 | 0         | 0.02 | 0.05 | 0         | 0.02 | 0.05 |
| A2                | 0.20 REF. |      |        | 0.20 REF. |      |      | 0.20 REF. |      |      | 0.20 REF. |      |      |
| b                 | 0.25      | 0.30 | 0.35   | 0.30      | 0.35 | 0.40 | 0.25      | 0.30 | 0.35 | 0.30      | 0.35 | 0.40 |
| D                 | 4.90      | 5.00 | 5.10   | 4.90      | 5.00 | 5.10 | 4.90      | 5.00 | 5.10 | 4.90      | 5.00 | 5.10 |
| E                 | 4.90      | 5.00 | 5.10   | 4.90      | 5.00 | 5.10 | 4.90      | 5.00 | 5.10 | 4.90      | 5.00 | 5.10 |
| e                 | 0.80 BSC. |      |        | 0.65 BSC. |      |      | 0.50 BSC. |      |      | 0.50 BSC. |      |      |
| k                 | 0.25      | —    | —      | 0.25      | —    | —    | 0.25      | —    | —    | 0.25      | —    | —    |
| L                 | 0.30      | 0.40 | 0.50   | 0.45      | 0.55 | 0.65 | 0.45      | 0.55 | 0.65 | 0.30      | 0.40 | 0.50 |
| N                 | 16        | 20   | 28     | 32        | 40   | —    | —         | —    | —    | —         | —    | —    |
| ND                | 4         | 5    | 7      | 8         | 10   | —    | —         | —    | —    | —         | —    | —    |
| NE                | 4         | 5    | 7      | 8         | 10   | —    | —         | —    | —    | —         | —    | —    |
| JEDEC             | WHHB      | WHHC | WHHD-1 | WHHD-2    | —    | —    | —         | —    | —    | —         | —    | —    |

| EXPOSED PAD VARIATIONS |      |      |      |      |      |      |
|------------------------|------|------|------|------|------|------|
| PKG. CODES             | D2   |      |      | E2   |      |      |
|                        | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. |
| T1655-2                | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 |
| T1655-3                | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 |
| T1655N-1               | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 |
| T2055-3                | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 |
| T2055-4                | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 |
| T2055-5                | 3.15 | 3.25 | 3.35 | 3.15 | 3.25 | 3.35 |
| T2055M-5               | 3.15 | 3.25 | 3.35 | 3.15 | 3.25 | 3.35 |
| T2855-3                | 3.15 | 3.25 | 3.35 | 3.15 | 3.25 | 3.35 |
| T2855-4                | 2.60 | 2.70 | 2.80 | 2.60 | 2.70 | 2.80 |
| T2855-5                | 2.60 | 2.70 | 2.80 | 2.60 | 2.70 | 2.80 |
| T2855-6                | 3.15 | 3.25 | 3.35 | 3.15 | 3.25 | 3.35 |
| T2855-7                | 2.60 | 2.70 | 2.80 | 2.60 | 2.70 | 2.80 |
| T2855-8                | 3.15 | 3.25 | 3.35 | 3.15 | 3.25 | 3.35 |
| T2855N-1               | 3.15 | 3.25 | 3.35 | 3.15 | 3.25 | 3.35 |
| T3255-3                | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 |
| T3255-4                | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 |
| T3255M-4               | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 |
| T3255-5                | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 |
| T3255N-1               | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 |
| T4055-1                | 3.40 | 3.50 | 3.60 | 3.40 | 3.50 | 3.60 |
| T4055-2                | 3.40 | 3.50 | 3.60 | 3.40 | 3.50 | 3.60 |

**DALLAS MAXIM**

TITLE: PACKAGE OUTLINE, 16,20,28,32,40L THIN QFN, 5x5x0.8mm

APPROVAL: DOCUMENT CONTROL NO. 21-0140 REV. K 1/2


- NOTES:
1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
  2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
  3. N IS THE TOTAL NUMBER OF TERMINALS.
  4. THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JEDEC 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
  5. DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP.
  6. ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
  7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
  8. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
  9. DRAWING CONFORMS TO JEDEC M0220, EXCEPT EXPOSED PAD DIMENSION FOR T2855-3, T2855-6, T4055-1 AND T4055-2.
  10. WARPAGE SHALL NOT EXCEED 0.10 mm.
  11. MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.
  12. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.
  13. LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION 'e', ±0.05.

—DRAWING NOT TO SCALE—

# +1.2V to +5.5V, $\pm 15\text{kV}$ ESD-Protected, $0.1\mu\text{A}$ , 35Mbps, 8-Channel Level Translators

## Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to [www.maxim-ic.com/packages](http://www.maxim-ic.com/packages).)



TSSOP4.40mm.EPS

## Revision History

Pages changed at Rev 4: 1, 2, 3, 10, 11, 15, 16, 21, 23-26

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

26 **Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600**

© 2006 Maxim Integrated Products

**MAXIM** is a registered trademark of Maxim Integrated Products.