

#### SCAN92LV090

# 9 Channel Bus LVDS Transceiver w/ Boundary SCAN

### **General Description**

The SCAN92LV090A is one in a series of Bus LVDS transceivers designed specifically for the high speed, low power proprietary backplane or cable interfaces. The device operates from a single 3.3V power supply and includes nine differential line drivers and nine receivers. To minimize bus loading, the driver outputs and receiver inputs are internally connected. The separate I/O of the logic side allows for loop back support. The device also features a flow through pin out which allows easy PCB routing for short stubs between its pins and the connector.

The driver translates 3V TTL levels (single-ended) to differential Bus LVDS (BLVDS) output levels. This allows for high speed operation, while consuming minimal power with reduced EMI. In addition, the differential signaling provides common mode noise rejection of  $\pm 1V$ .


The receiver threshold is less than  $\pm 100$  mV over a  $\pm 1$ V common mode range and translates the differential Bus LVDS to standard (TTL/CMOS) levels.

This device is compliant with IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture with the incorporation of the defined boundary-scan test logic and test access port consisting of Test Data Input (TDI), Test Data Out (TDO), Test Mode Select (TMS), Test Clock (TCK), and the optional Test Reset (TRST).

#### **Features**


- IEEE 1149.1 (JTAG) Compliant
- Bus LVDS Signaling
- Low power CMOS design
- High Signaling Rate Capability (above 100 Mbps)
- 0.1V to 2.3V Common Mode Range for V<sub>ID</sub> = 200mV
- ±100 mV Receiver Sensitivity
- Supports open and terminated failsafe on port pins
- 3.3V operation
- Glitch free power up/down (Driver & Receiver disabled)
- Light Bus Loading (5 pF typical) per Bus LVDS load
- Designed for Double Termination Applications
- Balanced Output Impedance
- Product offered in 64 pin LQFP package and BGA package
- High impedance Bus pins on power off  $(V_{CC} = 0V)$

### Simplified Functional Diagram




TRI-STATE® is a registered trademark of National Semiconductor Corporation.

## **Connection Diagrams**



Top View Order Number SCAN92LV090VEH See NS Package Number VEH064DB



10124216

Top View
Order Number SCAN92LV090SLC
See NS Package Number SLC64A

# **Pinout Description**

	_			
Pin Name	TQFP Pin #	BGA Pin #	Input/Output	Descriptions
DO+/RI+	27, 31, 35, 37, 41,	A7, B8, C6, D5, D8,	I/O	True Bus LVDS Driver Outputs and Receiver Inputs.
	45, 47, 51, 55	E6, F7, G5, G6		
DO-/RI-	26, 30, 34, 36, 40,	B5, B6, C7, D6, E5,	I/O	Complimentary Bus LVDS Driver Outputs and
	44, 46, 50, 54	E8, F6, G8, H7		Receiver Inputs.
D <sub>IN</sub>	2, 6, 12, 18, 20, 22,	A2, A4, C3, C4, D2,	I	TTL Driver Input.
	58, 60, 62	E3, G3, G4, H3		
RO	3, 7, 13, 19, 21, 23,	A3, B3, C1, C2, D4,	0	TTL Receiver Output.
	59, 61, 63	E4, F4, G1, H2		
RE	17	H1	I	Receiver Enable TTL Input (Active Low).
DE	16	G2	I	Driver Enable TTL Input (Active High).
GND	4, 5, 9, 14, 25, 56	B1, B4, D3, E1, F2,	Power	Ground for digital circuitry (must connect to GND on
		H5		PC board). These pins connected internally.
V <sub>CC</sub>	10, 15, 24, 57, 64	A1, A5, F1, F3, H4	Power	V <sub>CC</sub> for digital circuitry (must connect to V <sub>CC</sub> on PC
				board). These pins connected internally.
AGND	28, 33, 43, 49, 53	A8, C5, D7, F5, G7	Power	Ground for analog circuitry (must connect to GND
				on PC board). These pins connected internally.
$AV_CC$	29, 32, 42, 48, 52	A6, B7, C8, H6, H8	Power	Analog $V_{CC}$ (must connect to $V_{CC}$ on PC board).
				These pins connected internally.
TRST	39	F8	I	Test Reset Input to support IEEE 1149.1 (Active
				Low)
TMS	38	E7	I	Test Mode Select Input to support IEEE 1149.1
TCK	1	B2	I	Test Clock Input to support IEEE 1149.1
TDI	8	D1	I	Test Data Input to support IEEE 1149.1
TDO	11	E2	0	Test Data Output to support IEEE 1149.1
		•	•	·

#### **Absolute Maximum Ratings**

(Notes 2, 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V<sub>CC</sub>) 4.0V

Enable Input Voltage

Receiver Output Voltage

 $\begin{array}{ll} (R_{OUT}) & -0.3 \text{V to } (V_{CC} + 0.3 \text{V}) \\ \text{Bus Pin Voltage (DO/RI} \pm) & -0.3 \text{V to } +3.9 \text{V} \\ \text{ESD (HBM 1.5 k}\Omega, \ 100 \ \text{pF}) & >4.5 \ \text{kV} \\ \text{Driver Short Circuit Duration} & \text{momentary} \end{array}$ 

Receiver Short Circuit

Duration momentary

Maximum Package Power Dissipation at 25°C

LQFP 1.74 W

Derate LQFP Package 13.9 mW/°C

 $\begin{array}{ccc} \theta_{ja} & 71.7^{\circ}\text{C/W} \\ \theta_{jc} & 10.9^{\circ}\text{C/W} \\ \text{Junction Temperature} & +150^{\circ}\text{C} \\ \text{Storage Temperature Range} & -65^{\circ}\text{C to } +150^{\circ}\text{C} \\ \text{Lead Temperature} \\ \text{(Soldering, 4 sec.)} & 260^{\circ}\text{C} \\ \end{array}$ 

# Recommended Operating Conditions

	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )	3.0	3.6	V
Receiver Input Voltage	0.0	2.4	V
Operating Free Air Temperature	-40	+85	°C
Maximum Input Edge Rate			
(Note 6)(20% to 80%)			$\Delta t/\Delta V$
Data		1.0	ns/V
Control		3.0	ns/V

#### **DC Electrical Characteristics**

Over recommended operating supply voltage and temperature ranges unless otherwise specified (Notes 2, 3)

Symbol	Parameter	Condit	ions	Pin	Min	Тур	Max	Units
V <sub>OD</sub>	Output Differential Voltage	$R_L = 27\Omega$ , Figure 1		DO+/RI+, DO-/RI-	240	300	460	mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change						27	mV
V <sub>os</sub>	Offset Voltage				1.1	1.3	1.5	V
$\Delta V_{OS}$	Offset Magnitude Change					5	10	mV
V <sub>OH</sub>	Driver Output High Voltage	$R_L = 27\Omega$				1.4	1.65	٧
V <sub>OL</sub>	Driver Output Low Voltage	$R_L = 27\Omega$			0.95	1.1		٧
I <sub>OSD</sub>	Output Short Circuit Current (Note 10)	V <sub>OD</sub> = 0V, DE = V <sub>C</sub> shorted together	<sub>C</sub> , Driver outputs			1361	1651	mA
V <sub>OH</sub>	Voltage Output High	V <sub>ID</sub> = +300 mV	$I_{OH} = -400  \mu A$	R <sub>OUT</sub>	V <sub>CC</sub> -0.2			V
	(Note 11)	Inputs Open			V <sub>CC</sub> -0.2			V
		Inputs Terminated, $R_L = 27\Omega$			V <sub>CC</sub> -0.2			V
V <sub>OL</sub>	Voltage Output Low	$I_{OL} = 2.0 \text{ mA}, V_{ID} =$	–300 mV	]		0.05	0.075	V
I <sub>OD</sub>	Receiver Output Dynamic Current (Note	$V_{ID} = 300 \text{mV}, V_{OUT}$	$= V_{CC} - 1.0V$		-110	1751		mA
	10)	$V_{ID} = -300$ mV, $V_{OU}$	<sub>IT</sub> = 1.0V			1751	110	mA
$V_{TH}$	Input Threshold High	$DE = 0V, V_{CM} = 1.5$	5V	DO+/RI+,			+100	mV
V <sub>TL</sub>	Input Threshold Low			DO-/RI-	-100			mV
V <sub>CMR</sub>	Receiver Common Mode Range				IV <sub>ID</sub> I/2		2.4 –  V <sub>ID</sub>  /2	V
I <sub>IN</sub>	Input Current	DE = 0V, $\overline{RE}$ = 2.4V V <sub>IN</sub> = +2.4V or 0V	<b>/</b> ,		-25	±1	+25	μА
		$V_{CC} = 0V, V_{IN} = +2$	.4V or 0V	<u> </u>	-20	±1	+20	μA

## DC Electrical Characteristics (Continued)

Over recommended operating supply voltage and temperature ranges unless otherwise specified (Notes 2, 3)

Symbol	Parameter	Conditions	Pin	Min	Тур	Max	Units
V <sub>IH</sub>	Minimum Input High Voltage		D <sub>IN</sub> , DE, RE, TCK,	2.0		V <sub>CC</sub>	V
$V_{IL}$	Maximum Input Low Voltage		TRST, TMS, TDI	GND		0.8	V
I <sub>IH</sub>	Input High Current	$V_{IN} = V_{CC}$ or 2.4V	D <sub>IN</sub> , DE,	-20	±10	+20	μA
I <sub>IL</sub>	Input Low Current	V <sub>IN</sub> = GND or 0.4V	RE	-20	±10	+20	μΑ
V <sub>CL</sub>	Input Diode Clamp Voltage	I <sub>CLAMP</sub> = -18 mA		-1.5	-0.8		V
I <sub>IH</sub>	Input High Current	V <sub>IN</sub> = V <sub>CC</sub>	TDI, TMS, TCK, TRST	-20		+20	μА
I <sub>ILR</sub>	Input Low Current	$V_{IN} = GND, V_{CC} = 3.6v$	TDI, TMS,	-25		-115	μА
I <sub>IL</sub>	Input Low Current	VIN = GND	TCK	-20		+20	μΑ
I <sub>CCD</sub>	Power Supply Current Drivers Enabled, Receivers Disabled	No Load, DE = $\overline{RE}$ = $V_{CC}$ , DIN = $V_{CC}$ or GND	V <sub>CC</sub>		50	80	mA
I <sub>CCR</sub>	Power Supply Current Drivers Disabled, Receivers Enabled	$DE = \overline{RE} = 0V, V_{ID} = \pm 300 \text{mV}$			50	80	mA
I <sub>CCZ</sub>	Power Supply Current, Drivers and Receivers TRI-STATE®	$DE = 0V; \overline{RE} = V_{CC},$ $DIN = V_{CC} \text{ or GND}$			50	80	mA
I <sub>cc</sub>	Power Supply Current, Drivers and Receivers Enabled	$\begin{aligned} & DE = V_{CC}; \ \overline{RE} = 0V, \\ & DIN = V_{CC} \ or \ GND, \\ & R_{L} = 27\Omega \end{aligned}$			160	210	mA
I <sub>ccs</sub>	Power Supply Current (SCAN Test Mode), Drivers and Receivers Enabled	$\begin{array}{l} \text{DE = V}_{\text{CC}}; \ \overline{\text{RE}} = \text{0V}, \\ \text{DIN = V}_{\text{CC}} \text{ or GND}, \\ \text{R}_{\text{L}} = 27\Omega, \text{ TAP in any state other} \\ \text{than Test-Logic-Reset} \end{array}$			180	230	mA
I <sub>OFF</sub>	Power Off Leakage Current	$V_{CC} = 0V$ or OPEN, $D_{IN}$ , DE, $\overline{RE} = 0V$ or OPEN, $V_{APPLIED} = 3.6V$ (Port Pins)	DO+/RI+, DO-/RI-	-20		+20	μА
C <sub>OUTPUT</sub>	Capacitance @ Bus Pins		DO+/RI+, DO-/RI-		5		pF
C <sub>OUTPUT</sub>	Capacitance @ R <sub>OUT</sub>		R <sub>OUT</sub>		7		pF

#### **AC Electrical Characteristics**

Over recommended operating supply voltage and temperature ranges unless otherwise specified (Note 6)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
DIFFEREN	DIFFERENTIAL DRIVER TIMING REQUIREMENTS					
t <sub>PHLD</sub>	Differential Prop. Delay High to Low (Note 8)	$R_L = 27\Omega$ ,	1.0	1.8	2.6	ns
t <sub>PLHD</sub>	Differential Prop. Delay Low to High (Note 8)	Figure 2, Figure 3	1.0	1.8	2.6	ns
t <sub>SKD1</sub>	Differential Skew It <sub>PHLD</sub> -t <sub>PLHD</sub> I (Note 9)	C <sub>L</sub> = 10 pF		120		ps
t <sub>SKD2</sub>	Chip to Chip Skew (Note 12)				1.6	ns
t <sub>SKD3</sub>	Channel to Channel Skew (Note 13)			0.25	0.55	ns
t <sub>TLH</sub>	Transition Time Low to High			0.5	1.2	ns
t <sub>THL</sub>	Transition Time High to Low			0.5	1.2	ns

#### AC Electrical Characteristics (Continued)

Over recommended operating supply voltage and temperature ranges unless otherwise specified (Note 6)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>PHZ</sub>	Disable Time High to Z	$R_L = 27\Omega$ ,		3	8	ns
t <sub>PLZ</sub>	Disable Time Low to Z	Figure 4, Figure 5		3	8	ns
t <sub>PZH</sub>	Enable Time Z to High	C <sub>L</sub> = 10 pF		3	8	ns
t <sub>PZL</sub>	Enable Time Z to Low			3	8	ns
DIFFEREN	TIAL RECEIVER TIMING REQUIREMENTS			•		
t <sub>PHLD</sub>	Differential Prop. Delay High to Low (Note 8)	Figure 6, Figure 7	2.0	2.4	3.9	ns
t <sub>PLHD</sub>	Differential Prop Delay Low to High (Note 8)	C <sub>L</sub> = 35 pF	2.0	2.4	3.9	ns
t <sub>SDK1</sub>	Differential Skew It <sub>PHLD</sub> -t <sub>PLHD</sub> I (Note 9)			210		ps
t <sub>SDK2</sub>	Chip to Chip Skew (Note 12)				1.9	ns
t <sub>SDK3</sub>	Channel to Channel skew (Note 13)			0.35	0.7	ns
t <sub>TLH</sub>	Transition Time Low to High			1.5	2.5	ns
t <sub>THL</sub>	Transition Time High to Low			1.5	2.5	ns
t <sub>PHZ</sub>	Disable Time High to Z	$R_L = 500\Omega$ ,		4.5	10	ns
t <sub>PLZ</sub>	Disable Time Low to Z	Figure 8, Figure 9		3.5	8	ns
t <sub>PZH</sub>	Enable Time Z to High	C <sub>L</sub> = 35 pF		3.5	8	ns
t <sub>PZL</sub>	Enable Time Z to Low			3.5	8	ns
SCAN CIR	CUITRY TIMING REQUIREMENTS			•	•	
f <sub>MAX</sub>	Maximum TCK Clock Frequency	$R_L = 500\Omega, C_L = 35$	25.0	75.0		MHz
t <sub>s</sub>	TDI to TCK, H or L	pF	1.5			ns
t <sub>H</sub>	TDI to TCK, H or L		1.5			ns
t <sub>s</sub>	TMS to TCK, H or L		2.5			ns
t <sub>H</sub>	TMS to TCK, H or L		1.5			ns
t <sub>W</sub>	TCK Pulse Width, H or L		10.0			ns
t <sub>W</sub>	TRST Pulse Width, L		2.5			ns
t <sub>REC</sub>	Recovery Time, TRST to TCK		2.0			ns

- **Note 1:** "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.
- Note 2: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified except  $V_{OD}$ ,  $\Delta V_{OD}$  and  $V_{ID}$ .
- Note 3: All typicals are given for  $V_{CC}$  = +3.3V and  $T_A$  = +25°C, unless otherwise stated.
- Note 4: ESD Rating: HBM (1.5 k $\Omega$ , 100 pF) > 4.5 kV EIAJ (0 $\Omega$ , 200 pF) > 300V.
- Note 5:  $C_L$  includes probe and fixture capacitance.
- Note 6: Generator waveforms for all tests unless otherwise specified: f = 25 MHz,  $Z_O = 50\Omega$ ,  $t_r$ ,  $t_f = <1.0 \text{ ns}$  (0%–100%). To ensure fastest propagation delay and minimum skew, data input edge rates should be equal to or faster than 1ns/V; control signals equal to or faster than 3ns/V. In general, the faster the input edge rate, the better the AC performance.
- Note 7: The DS92LV090A functions within datasheet specification when a resistive load is applied to the driver outputs.
- Note 8: Propagation delays are guaranteed by design and characterization.
- Note 9: t<sub>SKD1</sub> |t<sub>PHLD</sub>-t<sub>PLHD</sub>| is the worse case skew between any channel and any device over recommended operation conditions.
- Note 10: Only one output at a time should be shorted, do not exceed maximum package power dissipation capacity.
- Note 11:  $V_{OH}$  failsafe terminated test performed with  $27\Omega$  connected between RI+ and RI- inputs. No external voltage is applied.
- Note 12: Chip to Chip skew is the difference in differential propagation delay between any channels of any devices, either edge.
- Note 13: Channel to Channel skew is the difference in driver output or receiver output propagation delay between any channels within a device, common edge.

## **Applications Information**

General application guidelines and hints may be found in the following application notes: AN-808, AN-1108, AN-977, AN-971, and AN-903.

There are a few common practices which should be implied when designing PCB for Bus LVDS signaling. Recommended practices are:

- Use at least 4 PCB board layer (Bus LVDS signals, ground, power and TTL signals).
- Keep drivers and receivers as close to the (Bus LVDS port side) connector as possible.
- Bypass each Bus LVDS device and also use distributed bulk capacitance between power planes. Surface mount capacitors placed close to power and ground pins work best. Two or three high frequency, multi-layer ceramic (MLC) surface mount (0.1 µF, 0.01 µF, 0.001 µF) in parallel should be used between each V<sub>CC</sub> and ground. The capacitors should be as close as possible to the V<sub>CC</sub> pin.

Multiple vias should be used to connect  $V_{\rm CC}$  and Ground planes to the pads of the by-pass capacitors.

In addition, randomly distributed by-pass capacitors should be used.

- Use the termination resistor which best matches the differential impedance of your transmission line.
- Leave unused Bus LVDS receiver inputs open (floating).
   Limit traces on unused inputs to <0.5 inches.</li>
- Isolate TTL signals from Bus LVDS signals

MEDIA (CONNECTOR or BACKPLANE) SELECTION:

 Use controlled impedance media. The backplane and connectors should have a matched differential impedance.

**TABLE 1. Functional Table** 

MODE SELECTED	DE	RE
DRIVER MODE	Н	Н
RECEIVER MODE	L	L
TRI-STATE MODE	L	Н
LOOP BACK MODE	Н	L

**TABLE 2. Transmitter Mode** 

	INPUTS	OUTI	PUTS
DE	D <sub>IN</sub>	DO+	DO-
Н	L	L	Н
Н	Н	Н	L
Н	0.8V< D <sub>IN</sub> <2.0V	Х	Х
L	X	Z	Z

**TABLE 3. Receiver Mode** 

	INPUTS	ОИТРИТ
RE	(RI+) - (RI-)	
L	L (< -100 mV)	L
L	H (> +100 mV)	Н
L	-100 mV < V <sub>ID</sub> <	Х
	+100 mV	
Н	X	Z

X = High or Low logic state

## **Test Circuits and Timing Waveforms**




FIGURE 1. Differential Driver DC Test Circuit

L = Low state

Z = High impedance state

H = High state

## Test Circuits and Timing Waveforms (Continued)




FIGURE 2. Differential Driver Propagation Delay and Transition Time Test Circuit




FIGURE 3. Differential Driver Propagation Delay and Transition Time Waveforms




FIGURE 4. Driver TRI-STATE Delay Test Circuit

## Test Circuits and Timing Waveforms (Continued)




FIGURE 5. Driver TRI-STATE Delay Waveforms




FIGURE 6. Receiver Propagation Delay and Transition Time Test Circuit




FIGURE 7. Receiver Propagation Delay and Transition Time Waveforms




FIGURE 8. Receiver TRI-STATE Delay Test Circuit

## Test Circuits and Timing Waveforms (Continued)






FIGURE 9. Receiver TRI-STATE Delay Waveforms

## **Typical Bus Application Configurations**



**Bi-Directional Half-Duplex Point-to-Point Applications** 



**Multi-Point Bus Applications** 


# **Description of Boundary-Scan Circuitry**

The SCAN92LV090 features two unique Scan test modes, each which requires a unique BSDL model depending on the level of test access and fault coverage goals. In the first mode (Mode0), only the TTL Inputs and Outputs of each transceiver are accessible via a 1149.1 compliant protocol. In the second mode (Mode1), the TTL Inputs and Outputs are accessible by a 1149.1 compliant method while the Differential I/O pins are accessible by a 1149.1 compatible technique which evaluates the signal integrity and modifies the data in the differential BSR as appropriate.


All test modes are handled by the ATPG software, and BSDL selection should be invisible to the user.

The BYPASS register is a single bit shift register stage identical to scan cell TYPE1. It captures a fixed logic low.


Bypass Register Scan Chain Definition Logic 0



The INSTRUCTION register is an eight-bit register which captures the value 00111101.



Mode 0 Boundary Scan Register Configuration




 $MSB \rightarrow LSB (Mode0)$ 

Instruction Code	Instruction
00000000	EXTEST
10000010	SAMPLE/PRELOAD
10000111	CLAMP
00000110	HIGHZ
All Others	BYPASS


 $MSB \rightarrow LSB (Mode1)$ 

Instruction Code	Instruction
10011001	EXTEST
10010010	SAMPLE/PRELOAD
10001111	CLAMP
00000110	HIGHZ
All Others	BYPASS



Mode 1 Boundary Scan Register Configuration


# **Physical Dimensions** inches (millimeters) unless otherwise noted



DIMENSIONS ARE IN MILLIMETERS

VEH64A (Rev C)

#### 64-Lead Molded LQFP Package Order Number SCAN92LV090VEH NS Package Number VEH064DB



DIMENSIONS ARE IN MILLIMETERS

SLC64A (Rev C)

64-Lead Ball Grid Array Package Order Number SCAN92LV090SLC **NS Package Number SLC64A** 

#### **Notes**

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **BANNED SUBSTANCE COMPLIANCE**

National Semiconductor manufactures products and uses packing materials that meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.



National Semiconductor Americas Customer Support Center

Email: new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com

Email: europe.support@nsc.cc
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560