SC2614 Complete DDR Power Solution With BF_CUT and PG00D

POWER MANAGEMENT

Description

The SC2614 is a fully integrated DDR power solution providing power for the VDDQ and the VTT rails. The SC2614 also completely adheres to the ACPI sleep state power requirements. A synchronous buck controller provides the high current of the VDDQ at high efficiency, while a linear sink/source regulator provides the termination voltage with 2 Amp Source/Sink capability. This approach makes the best trade-off between cost and performance. Additional logic and UVLOs complete the functionality of this single chip DDR power solution in compliance with S3 and S5 motherboard signals. A **BF_CUT output signal** prevents Back Feeding Input Rail during S3 while a **PGOOD output** signals correct voltage Rails.

The SC2614 is capable of sourcing up to 20A at the switcher output, and 2A at the VTT output. The MLP package provides excellent thermal impedance while keeping small footprint. VDDQ current limit as well as 3 independent thermal shutdown circuits assure safe operation under all fault conditions.


Features

- Uses Latched BF_Cut from Glue Chip to sequence the three regulators
- High efficiency (90%) switcher for VDDQ supplies20 Amps
- Single chip solution complies fully with ACPI power sequencing Specifications
- ◆ 2 Amp VTT Source/Sink Capability
- High current gate drives
- ◆ Internal S3 state LD0 for VDDQ
- ◆ UVLO on 5V and 12V
- Independent Thermal Shutdown for VDDQ and VTT
- ◆ Fast transient response
- 18 pin MLP package

Applications

- Power Solution for DDR memory per Intel[®] motherboard specification
- High speed data line termination

Typical Application Circuit





Absolute Maximum Ratings

Exceeding the specifications below may result in permanent damage to the device, or device malfunction. Operation outside of the parameters specified in the Electrical Characteristics section is not implied.

Parameter	Symbol	Maximum	Units
Supply Voltage, 5VCC to AGND	V _{5VCC}	7	V
Supply Voltage, 12VCC to AGND	V _{12VCC}	15	V
Standby Input Voltage	V _{5VSBY}	7	V
Inputs	I/O	5VSTBY +0.3, AGND -0.3	V
AGND to PGND or LGND		0.3	V
VTT Output Current	I _{O(VTT)}	+/- 2	А
Operating Ambient Temperature Range	TA	0 to 70	°C
Operating Junction Temperature	TJ	125	°C
Thermal Resistance Junction to Ambient *	θја	25	°C/W
Thermal Resistance Junction to Case *	Өлс	4	°C/W
Storage Temperature Range	Тѕтс	-65 to 150	°C
TG/BG DC Voltage		12Vcc + 0.3, AGND -0.5	V
TG/BG AC Voltage		12Vcc + 1.0, AGND -1.0	V
ESD Rating (Human Body Model)	ESD	2	kV

^{*} See Mounting Considerations.

Electrical Characteristics

Unless specified: $T_A = 25$ °C, 12VCC = 12V, 5VCC = 5V, 5VSBY = 5V.

Parameter	Symbol	Conditions	Min	Тур	Max	Units
5V Supply Voltage	V _{5VCC}		4.5	5	5.5	V
12V Supply Voltage	V _{12VCC}		10.8	12	13.2	V
5V Standby Voltage	V _{5VSBY}		4.5	5	5.5	V
	I _{Q(5VSBY)}	BF_CUT low		1.8	2.5	mA
Quiescent Current		BF_CUT High		3.5	5.0	
BF_CUT Threshold				TTL		V
12VCC Under Voltage Lockout	UVLO _{12VCC}		7	8.2	10	V
5VCC Under Voltage Lockout	UVLO _{5VCC}		3.5	3.7	4	V
Feedback Reference	V_{REF}			1.25		V
Feedback Current	I _{FB}	V _{FB} = 1.25V			2	uA
SS/EN Shutdown Threshold	V _{EN(TH)}			0.3		V



Electrical Characteristics (Cont.)

Unless specified: $T_A = 25^{\circ}C$, 12VCC = 12V, 5VCC = 5V, 5VSBY = 5V.

Parameter	Symbol	Conditions	Min	Тур	Max	Units			
Thermal Shutdown	T _{J-SHDN}			150		°C			
Thermal Shutdown Hysteresis	T _{J-HYST}			10		°C			
Switcher									
Load Regulation		$I_{VDDQ} = 0A \text{ to } 10A$		0.2		%			
Oscillator Frequency	f _{osc}		225	250	275	KHz			
Soft Start Current	I _{ss}			25		uA			
Duty Cycle			0		80	%			
Overcurrent Trip Voltage	V _{TRIP}	% of VDDQ Setpoint	50	60	70	%			
Top Gate Rise Time	TG _R	Gate capacitance = 4000pF		25		nS			
Top Gate Fall Time	TG _F	Gate capacitance = 4000pF		25		nS			
Bottom Gate Rise Time	BG _R	Gate capacitance = 4000pF		35		nS			
Bottom Gate Fall Time	BG _F	Gate capacitance = 4000pF		35		nS			
Dead Time	t _d		20	50		nS			
Error Amplifier Transconductance	gm			0.8		mS			
Error Amplifier Gain @ DC	A _{EA}	R _{COMP} = open		38		dB			
Error Amplifier Bandwidth	G _{BW}			5		MHz			
Error Amplifier Source/Sink Current				+/-60		uA			
Modulator Gain	A _M	V _{IN} = 5V		19		dB			
Power Good Low		I _{PWRGD} = 1mA, sink		50	400	mV			
Power Good High Leakage		$V_{PWRGD} = 5V; BF_CUT = 0$		0.1	2	uA			
STBY LDO									
Output Current	I _{VDDQSTBY}		750			mA			
Load Regulation	ΔV/ΔΙ	$I_{VDDQ} = 0A \text{ to } 650 \text{mA}$		0.5		%			
Current Limit	I _{LIM}	BF_CUT = high, VTT floating		1		Α			
VTT LDO									
Output Voltage	VTT	V _{VDDQ} = 2.500V	1.235	1.250	1.265	V			
Source and Sink Currents	I _{VTT}		+/-1.8			Α			
Load Regulation	ΔVTT/ ΔΙ	I _{VTT} =+1.8A to -1.8A			+/- 1	%			
Error Amplifier Gain	A _{EA_VTT}			75		dB			
Current Limit	VTT _{ILIM}	BF_CUT = low		3		Α			



Pin Configuration

TOP VIEW FΒ ⊥ 1 18 🗆 SS/EN VTTSNS □ 2 17 🗌 COMP **LGND** □ 3 16 □ 12VCC 5VSBY 4 15 🖂 TG VTT 🔲 5 14 🗆 BG VTT Ш 6 13 🗆 **PGND VDDQSTBY AGND** \square 7 12 🔲 VDDQIN 🔲 8 11 □ BF_CUT 5VCC □ 9 10 🗆 **PWRGD** (18 Pin MLP) Note: Pin19 is the thermal Pad on the bottom of the device

Ordering Information

Part Numbers	Package		
SC2614MLTR ⁽¹⁾	MLP-18		

Notes:


(1) Only available in tape and reel packaging. A reel contains 3000 devices.

Pin Descriptions

Pin #	Pin Name	Pin Function
1	FB	Feedback for the STBY LDO and the switcher for VDDQ.
2	VTTSNS	VTT LDO feedback and remote sense input.
3	LGND	VTT return. Connect to point of load return. The trace connecting to this pin must be able to carry 2 Amps.
4	5VSBY	Bias supply for the chip. Connect to 5V standby.
5, 6	VTT	Regulator output. Regulates to 1/2 VDDQ. Sources or sinks current. 2 Amp source capability.
7	VDDQSTBY	S3 VDDQ output.
8	VDDQIN	VDDQ power input to VTT LDO. Must carry 2 Amps.
9	5VCC	Supply to the lower gate drive.
10	PWRGD	Switcher powergood and internal enable to VTTLDO.
11	BF_CUT	This pin will enable the STBY LDO in S3.
12	AGND	Analog ground.
13	PGND	Gate drive return. Keep this pin close to bottom FET source.
14	BG	Bottom gate drive.
15	TG	Top gate drive.
16	12VCC	Supply to the upper and lower gate drives.
17	COMP	Compensation pin for the PWM transconductance amplifier.
18	SS/EN	Soft start capacitor to GND. Pull low to disable.
19	TH_PAD	Internally Connected to AGND.




Timing Diagram







Block Diagram







Typical Characteristics











Evaluation Board Schematic




Figure 2: Evaluation Board Schematic



Applications Information

Description

The Semtech SC2614 DDR power supply controller is the latest and most complete, three in one, switching and linear regulator, providing the necessary functions to comply with S3 and S5 sleep state signals generated by the Desktop Computer Motherboards. The SC2614 uses the **BF_CUT** input signal which is generated externally on Intel P4 Motherboard glue chip to comply with the power sequencing requirements.

Logically, the BF_CUT signal can be represented as:

BF_CUT=SO .NAND.P_OK

Where S0 is the state of the operation, S0=high for S0 and Low for S3. P_OK is a signal generated by the Silverbox supply, indicating that all rails are within specification .

The BF_CUT signal is inverted to drive a **Back_Feed_Cut** MOSFET. The **Back_Feed_Cut** MOSFET prevents current flow from the VDDq supply back to the 5V supply during S3 state (when BF_CUT is high). VDDQ supply and the VTT termination voltages are supplied to the Memory bus during S0 (normal operation).

During SO, VDDQ is supplied via the Switching regulator, sourcing high output currents to the VDD bus which in turn sources the termination supply current. The SC2614 is capable of driving a 4000pf capacitor in 25ns (typical, top gate). This drive capability allows 15-20A DC load on the VDDQ supply.

The VTT termination voltage is an internal sink/source linear regulator, which during SO state receives its power from the VDDQ bus. It is capable of sourcing and sinking 2 Amps (max). The current limit on this pin is set to 3 Amps (typical). The current handling capacity of this pin depends upon the amount of heat the PC board can sink from the SC2614 thermal pad. (See mounting instructions). The PC board layout must take into consideration the high current paths, and ground returns for both the VDDQ and VTT supply pins. VTT, LGND, VDDQ, 5VCC and PGND traces must also be routed using wide traces to minimize power loss and heat in these traces, based on the current handling requirements.

S3 and S5 States

During S3 and S5 sleep states, The BF_CUT signal is pulled high (see the timing diagram). The operation of the VDDQ and VTT supplies is governed by the internal sequencing logic in strict adherence with intel™ specifications with regards to the BF_CUT sgnal. The timing diagram demonstrates the state of the controller, and each of the VDDQ and VTT supplies during S3 and S5 transitions. When S3 is low, the VDDQ supplies the "Suspend To RAM" current of 650 mA (max) to maintain the information in memory while in standby mode. The VTT termination voltage is not needed during this state, and is thus tri-stated. Once BF_CUT goes low, the VDDQ switcher recovers and takes control of the VDDQ supply voltage.

The SS/EN pin must be pulled low and high again to restart the SC2614. This can be achieved by cycling the input supplies, 5V or 12V.

Initial Conditions

With the S5 and S3 go high (BF_CUT goes low) for the first time, the VDDQ is supplied by the Switcher, thus removing the burden of charging the output capacitors via the linear VDDQ regulator.

Back-feeding the Input Supply

When in S3 state, VDDQ is supplied by the linear regulator and current can flow back from the VDDQ supply through the body diode of the Top switching MOSFET to the 5V supply in the Silver Box. Since the 5VCC is off during this state, this back flow of current in effect shorts out the VDDQ supply and is not desirable.

The blocking MOSFET is driven from the inverted BF_CUT signal, as shown in figure 2 (Evaluation Board Schematic). When the gate voltage for this series MOSFET is low, the current can not flow from the VDDQ supply back into the input power source.

Current Limit

Current limit is implemented by sensing the VDDQ voltage If it falls to 60% off its nominal voltage, as sensed by the FB pin, the TG and BG pins are latched off and the switcher and the linear controllers are shutdown. To



Applications Information (Cont.)

recover from the current limit condition, either the power rails, 5VCC /12VCC have to be recycled, or the SS/EN pin must be pulled low and released to restart switcher operation.

Thermal Shutdown

There are three independent Thermal Shutdown protection circuits in the SC2614: The VDDQ linear regulator, the VTT source regulator, and the VTT sink regulator. If any of the three regulators' temperature rises above the threshold, that regulator will turn off independently, until the temperature falls below the thermal shutdown limit.

Compensation Components -

Once the filter components have been determined, the compensation components can be calculated. The goal of compensation is to modify the frequency response characteristics of the error amplifier to ensure that the closed loop feedback system has the highest gain and bandwidth possible while maintaining stability.

A simplified stability criteria states that the open loop gain of the converter should fall through OdB at 20dB/decade at a frequency no higher than 20-25% of the switching frequency.

This objective is most simply met by generating asymptotic bode plots of the small signal response of the various sections of the converter.

It is convenient to split the converter into two sections, the Error amp and compensation components being one section and the Modulator, output filter and divider being the other.

First calculate the DC Filter + Modulator + Divider gain. The DC filter gain is always OdB, the Modulator gain is 19dB at 5V in and is proportional to Vin, so modulator gain at any input voltage is.


$$G_{MOD} = 19 + 20 \cdot Log \left(\frac{V_{IN}}{5} \right)$$

the divider gain is given by

$$G_{\text{DIV}} = 20 \cdot \text{Log} \left(\frac{R_8}{R_5 + R_8} \right)$$

So the total Filter + Modulator + Divider DC Gain is

$$G_{FMD} = 19 + 20 \cdot Log\left(\frac{V_{IN}}{5}\right) + 20 \cdot Log\left(\frac{R_B}{R_A + R_B}\right)$$



Calculate the filter double pole frequency (Fp(lc))

$$\mathsf{Fp(lc)} = \frac{1}{2\pi\sqrt{\mathsf{LCo}}}$$

and calculate ESR Zero frequency (Fz(esr))

$$Fz(esr) = \frac{1}{2\pi \cdot Co \cdot Resr}$$

Choose an open loop crossover frequency (Fco) no higher than 20% of the switching frequency (Fs).

The proximity of Fz(esr) to the crossover frequency Fco determines the type of compensation required, if Fz(esr)>Fco/4, use type 3 compensation, otherwise use type 2. Type 1 compensation is not appropriate and is not discussed here.

Type 2 Example

As an example of type 2 compensation, we will use the Evaluation board schematic.

The total Filter+Modulator+Divider DC Gain is:


$$G_{FMD} = 19 + 20 \cdot Log \left(\frac{5}{5} \right) + 20 \cdot Log \left(\frac{8.06}{6.98 + 8.06} \right) = 13.6 dB$$

This is drawn as the line A-B in Fig. 2



Applications Information (Cont.)

$$Fp(lc) = \frac{1}{2\pi\sqrt{LCo}} = \frac{1}{2\pi\sqrt{3.3\cdot10^{-6}\cdot3000\cdot10^{-6}}} \approx 1.6kHz$$



This is point B in figure 2.

$$Fz(esr) = \frac{1}{2\pi \cdot 3000 \cdot 10^{-6} \cdot 22 \cdot 10^{-3}} = 2.4kHz$$

This is point C in Fig. 2., the line joining B-C slopes at -40dB/decade, the line joining C-D slopes at -20dB/decade.

For 600kHz switching frequency, crossover is designed for 100kHz.

Since Fz(esr)<<Fco/4 Type 2 compensation is appropriate. Having plotted the line ABCD, and confirmed the type of compensation necessary, compensation component values can be determined.

At Fco, the line ABCD shows a gain of -27.5dB and a slope of -20dB/decade. In order for the total open loop gain to be 0dB with a -20dB/decade slope at this frequency, the compensated error amp gain at Fco must be +27.5dB with a 0dB slope. This is the line FG on the plot below.

Since open loop DC gain should be as high as possible to minimize errors, a zero is placed at F and to minimize high frequency gain and switching interference a pole is placed at G.

The zero at F should be no higher than Fco/4 and the pole at G no lower than 4*Fco. The equations to set the gain and the pole and zero locations aal Shutdown:

$$Rs = \frac{10^{\frac{A}{20}}}{gm} \text{ where A} = gain \text{ at Fco (in dB)}$$

$$Cs = \frac{1}{2\pi \cdot Fz1 \cdot Rs}$$

$$Cp = \frac{1}{2\pi \cdot Fp1 \cdot Rs}$$

For this example, this results in the following values.

$$Rs = \frac{10^{\frac{27.5}{20}}}{0.8} = 29.6k\Omega \approx 30k\Omega$$

$$Cs \approx \frac{1}{6\cdot 25\cdot 10^3\cdot 30\cdot 10^3} = 0.22nF$$

$$Cp \approx \frac{1}{6 \cdot 400 \cdot 10^3 \cdot 30 \cdot 10^3} = 14 pF \ (unecessary \ due \ to \ EA \ rolloff \)$$




Fig. 3: Type 2 Error Amplifier Compensation

Power Good

An open collector output provides indication that the VDDq switcher is in regulation. This is accomplished by monitoring the SS/EN pin. When the voltage on this pin has risen above 1.0V, PGOOD goes high (open). When BF_CUT goes high (standby), the 5V and 12V rails go low, and the SS/EN also goes low. Subsequently, PWRGD will also go low, and stays low until the 5V and 12V rails are recycled and rise above their respective UVLO thresholds.



Mounting Considerations

Description

The MLP18 is a leadless package whose electrical connections are made by lands on the bottom surface of the component. These lands are soldered directly to the PC board. The MLP has an exposed die attach pad, which enhances the thermal and electrical characteristics enabling high power applications. Power handling capability of the MLP package is typically >2x the power of other common SMT packages, such as the TSSOP and SOIC packages. In order to take full advantage of this feature the exposed pad must be physically connected to the PCB substrate with solder.

Thermal Pad Via Design

Thermal data for the MLP18 is based on a 4 layer PCB incorporating vias which act as the thermal path to other layers. (Ref: Jedec Specification JESD 51-5). Based on thermal performance, four-layer PCB's with vias are recommended to effectively remove heat from the device. Vias should be 0.3mm diameter on a 1.2mm pitch, and should be plugged to prevent voids being formed between the exposed pad and PCB thermal pad due to solder escaping by capillary action. Plugging can be accomplished by "tenting" the via during the solder mask process. The via solder mask diameter should be 100µm larger than the via diameter.


Two layer boards have less copper and thus typically require an increase in the PC board area for effective heatsinking. The copper area immdiately surrounding the thermal pad connection must not be interupted by routing traces.

Exposed Pad Stencil Design

It is good practice to minimize the presence of voids within the exposed pad inter-connection. Total elimination is difficult but the design of the exposed pad stencil is important, a single slotted rectangular pattern is recommended. (If large exposed pads are screened with excessive solder, the device may "float", thus causing a gap between the MLP terminal and the PCB land metalization.) The proposed stencil designs enables outgassing of the solder paste during reflow as well as controlling the finished solder thickness.




Outline Drawing - MLP-18



	DIMENSIONS						
DIM	INCHES		M	NOTE			
ייואוט	MIN	MAX	MIN	MAX	NOTE		
Α	.032	.039	0.80	1.00	_		
A1	0	.002	0	0.05	_		
A3	_	.008	_	0.20	REF		
b	.007	.012	0.18	0.30	_		
С	.2	36	6.0	NOM			
D	.19	97	5.0	NOM			
Ε	.157	.167	4.00	4.25	_		
F	.118	.128	3.00	3.25	_		
е	.020	BSC	0.50	BSC	_		
L	.017	.026	0.45	0.65	_		



Land Pattern - MLP-18



Contact Information

Semtech Corporation
Power Management Products Division
200 Flynn Road, Camarillo, CA 93012
Phone: (805)498-2111 FAX (805)498-3804