

SN54AS823, SN54AS824 SN74AS823, SN74AS824 9-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

D2825, JUNE 1984—REVISED JANUARY 1986

- Functionally Equivalent to AMD's AM29823 and AM29824
- Provides Extra Data Width Necessary for Wider Address/Data Paths or Buses with Parity
- Outputs Have Undershoot Protection Circuitry
- Power-Up High-Impedance State
- Buffered Control Inputs to Reduce DC Loading Effects
- Package Options Include both Plastic and Ceramic Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability


description

These 9-bit flip-flops feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers, parity bus interfacing and working registers.


With the clock enable ($\overline{\text{CLKEN}}$) low, the nine D-type edge-triggered flip-flops enter data on the low-to-high transitions of the clock. Taking $\overline{\text{CLKEN}}$ high will disable the clock buffer, thus latching the outputs. The 'AS823 has noninverting D inputs and the 'AS824 has inverting D inputs. Taking the $\overline{\text{CLR}}$ input low causes the nine Q outputs to go low independently of the clock.

A buffered output-control input ($\overline{\text{OC}}$) can be used to place the nine outputs in either normal logic state (high or low level) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components. The output control does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.


SN54AS823 . . . JT PACKAGE
SN74AS823 . . . DW OR NT PACKAGE




SN54AS823 . . . FK PACKAGE
SN74AS823 . . . FN PACKAGE



SN54AS824 . . . JT PACKAGE
SN74AS824 . . . DW OR NT PACKAGE



SN54AS824 . . . FK PACKAGE
SN74AS824 . . . FN PACKAGE



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS
INSTRUMENTS

POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

Copyright © 1984, Texas Instruments Incorporated

2-151


SN54AS823, SN54AS824, SN74AS823, SN74AS824 **9-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS**

The SN54AS' family is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74AS' family is characterized for operation from 0°C to 70°C .

'AS823 FUNCTION TABLE


INPUTS					OUTPUT
OC	CLR	CLKEN	CLK	D	Q
L	L	X	X	X	L
L	H	L	\uparrow	H	H
L	H	L	\uparrow	L	L
L	H	H	X	X	Q_0
H	X	X	X	X	Z

'AS823 logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12

'AS823 logic diagram (positive logic)




Pin numbers shown are for DW, JT, and NT packages.

SN54AS824, SN74AS824 **9-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS**

'AS824 FUNCTION TABLE


INPUTS					OUTPUT
\overline{OC}	CLR	CLKEN	CLK	\overline{D}	
L	L	X	X	X	L
L	H	L	↑	H	L
L	H	L	↑	L	H
L	H	H	X	X	Q_0
H	X	X	X	X	Z

'AS824 logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

'AS824 logic diagram (positive logic)



Pin numbers shown are for DW, JT, and NT packages.

SN54AS823, SN54AS824, SN74AS823, SN74AS824

9-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range: SN54AS823, SN54AS824	-55°C to 125°C
SN74AS823, SN74AS824	0°C to 70°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

			SN54AS823 SN54AS824			SN74AS823 SN74AS824			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage		2			2			V
V _{IL}	Low-level input voltage		0.8			0.8			V
I _{OH}	High-level output current		- 24			- 24			mA
I _{OL}	Low-level output current		32			48			mA
t _w	Pulse duration	CLR low	5			4			ns
		CLK high or low	9			8			
t _{su}	Setup time before CLK†	CLR inactive	8			8			ns
		Data	7			6			
		CLKEN high or low	7			6			
t _h	Hold time, CLKEN or data after CLK†		0			0			ns
T _A	Operating free-air temperature		- 55			125			°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54AS823 SN54AS824			SN74AS823 SN74AS824			UNIT
				MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}		$V_{CC} = 4.5 \text{ V}$, $I_I = -18 \text{ mA}$				-1.2			-1.2	V
V_{OH}		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$, $I_{OH} = -2 \text{ mA}$		$V_{CC} - 2$			$V_{CC} - 2$			V
		$V_{CC} = 4.5 \text{ V}$, $I_{OH} = -15 \text{ mA}$		2.4	3.2		2.4	3.2		
		$V_{CC} = 4.5 \text{ V}$, $I_{OH} = -24 \text{ mA}$		2			2			
V_{OL}		$V_{CC} = 4.5 \text{ V}$, $I_{OL} = 32 \text{ mA}$			0.3	0.5				V
		$V_{CC} = 4.5 \text{ V}$, $I_{OL} = 48 \text{ mA}$					0.35	0.5		
I_{OZH}		$V_{CC} = 5.5 \text{ V}$, $V_O = 2.7 \text{ V}$				50			50	μA
I_{OZL}		$V_{CC} = 5.5 \text{ V}$, $V_O = 0.4 \text{ V}$				-50			-50	μA
I_I		$V_{CC} = 5.5 \text{ V}$, $V_I = 7 \text{ V}$				0.1			0.1	mA
I_{IH}		$V_{CC} = 5.5 \text{ V}$, $V_I = 2.7 \text{ V}$				20			20	μA
I_{IL}		$V_{CC} = 5.5 \text{ V}$, $V_I = 0.4 \text{ V}$				-0.5			-0.5	mA
I_O^{\ddagger}		$V_{CC} = 5.5 \text{ V}$, $V_O = 2.25 \text{ V}$		-30	-112		-30	-112		mA
I_{CC}	AS823	$V_{CC} = 5.5 \text{ V}$	Outputs high		49	80		49	80	mA
			Outputs low		61	100		61	100	
			Outputs disabled		64	103		64	103	
	AS824	$V_{CC} = 5.5 \text{ V}$	Outputs high		49	80		49	80	mA
			Outputs low		61	100		61	100	
			Outputs disabled		64	103		64	103	

† All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$.

‡ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS} .

SN54AS823, SN54AS824, SN74AS823, SN74AS824

9-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX				UNIT
			SN54AS823 SN54AS824		SN74AS823 SN74AS824		
			MIN	MAX	MIN	MAX	
t _{PLH}	CLK	Any Q	3.5	9	3.5	7.5	ns
t _{PHL}			3.5	12	3.5	11	
t _{PHL}	CLR	Any Q	3.5	14	3.5	13	ns
t _{PZH}	OC	Any Q	4	12	4	11	ns
t _{PZL}			4	13	4	12	
t _{PHZ}	OC	Any Q	2	10	2	8	ns
t _{PLZ}			2	10	2	8	



NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

D flip-flop signal conventions

It is normal TI practice to name the outputs and other inputs of a D-type flip-flop and to draw its logic symbol based on the assumption of true data (D) inputs. Then outputs that produce data in phase with the data inputs are called Q and those producing complementary data are called \overline{Q} . An input that causes a Q output to go high or a Q output to go low is called Preset; an input that causes a Q output to go high or a Q output to go low is called Clear. Bars are used over these pin names (PRE and CLR) if they are active-low.

The devices on this data sheet are second-source designs and the pin-name convention used by the original manufacturer has been retained. That makes it necessary to designate the inputs and outputs of the inverting circuit D and Q. In some applications it may be advantageous to redesignate the inputs and outputs as D and Q. In that case, outputs should be renamed as shown below. Also shown are corresponding changes in the graphical symbol. Arbitrary pin numbers are shown in parentheses.

Notice that Q and \overline{Q} exchange names, which causes Preset and Clear to do likewise. Also notice that the polarity indicators (\triangle) on PRE and CLR remain since these inputs are still active-low, but that the presence or absence of the polarity changes at D, Q, and \overline{Q} . Of course pin 5 (Q) is still in phase with the data input D, but now both are considered active high.



TEXAS
INSTRUMENTS

POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

2-155