



8-/10-/12-/14-Bit, 175 MSPS TxDAC Digital-to-Analog Converters

Data Sheet

AD9704/AD9705/AD9706/AD9707

FEATURES

175 MSPS update rate
Low power member of pin-compatible TxDAC product family
Low power dissipation
 12 mW at 80 MSPS, 1.8 V
 50 mW at 175 MSPS, 3.3 V
Wide supply voltage: 1.7 V to 3.6 V
SFDR to Nyquist
 AD9707: 84 dBc at 5 MHz output
 AD9707: 83 dBc at 10 MHz output
 AD9707: 75 dBc at 20 MHz output
Adjustable full-scale current outputs: 1 mA to 5 mA
On-chip 1.0 V reference
CMOS-compatible digital interface
Common-mode output: adjustable 0 V to 1.2 V
Power-down mode <2 mW at 3.3 V (SPI controllable)
Self-calibration
Compact 32-lead LFCSP_VQ, RoHS compliant package

GENERAL DESCRIPTION

The [AD9704/AD9705/AD9706/AD9707](#) are the fourth-generation family in the TxDAC series of high performance, CMOS digital-to-analog converters (DACs). This pin-compatible, 8-/10-/12-/14-bit resolution family is optimized for low power operation, while maintaining excellent dynamic performance. The [AD9704/AD9705/AD9706/AD9707](#) family is pin-compatible with the [AD9748/AD9740/AD9742/AD9744](#) family of TxDAC converters and is specifically optimized for the transmit signal path of communication systems. All of the devices share the same interface, LFCSP_VQ package, and pinout, providing an upward or downward component selection path based on performance, resolution, and cost. The [AD9704/AD9705/AD9706/AD9707](#) offers exceptional ac and dc performance, while supporting update rates up to 175 MSPS.

The flexible power supply operating range of 1.7 V to 3.6 V and low power dissipation of the [AD9704/AD9705/AD9706/AD9707](#) parts make them well-suited for portable and low power applications.

Power dissipation of the [AD9704/AD9705/AD9706/AD9707](#) can be reduced to 15 mW, with a small trade-off in performance, by lowering the full-scale current output. In addition, a power-down mode reduces the standby power dissipation to approximately 2.2 mW.

The [AD9704/AD9705/AD9706/AD9707](#) has an optional serial peripheral interface (SPI®) that provides a higher level of programmability to enhance performance of the DAC. An adjustable output, common-mode feature allows for easy interfacing to other components that require common modes from 0 V to 1.2 V.

Edge-triggered input latches and a 1.0 V temperature-compensated band gap reference have been integrated to provide a complete, monolithic DAC solution. The digital inputs support 1.8 V and 3.3 V CMOS logic families.

PRODUCT HIGHLIGHTS

1. Pin Compatible. The [AD9704/AD9705/AD9706/AD9707](#) line of TxDAC® converters is pin-compatible with the [AD9748/AD9740/AD9742/AD9744](#) TxDAC line (LFCSP_VQ package).
2. Low Power. Complete CMOS DAC operates on a single supply of 3.6 V down to 1.7 V, consuming 50 mW (3.3 V) and 12 mW (1.8 V). The DAC full-scale current can be reduced for lower power operation. Sleep and power-down modes are provided for low power idle periods.
3. Self-Calibration. Self-calibration enables true 14-bit INL and DNL performance in the [AD9707](#).
4. Twos Complement/Binary Data Coding Support. Data input supports twos complement or straight binary data coding.
5. Flexible Clock Input. A selectable high speed, single-ended, and differential CMOS clock input supports 175 MSPS conversion rate.
6. Device Configuration. Device can be configured through pin strapping, and SPI control offers a higher level of programmability.
7. Easy Interfacing to Other Components. Adjustable common-mode output allows for easy interfacing to other signal chain components that accept common-mode levels from 0 V to 1.2 V.
8. On-Chip Voltage Reference. The [AD9704/AD9705/AD9706/AD9707](#) include a 1.0 V temperature-compensated band gap voltage reference.
9. Industry-Standard 32-Lead LFCSP_VQ Package.

Rev. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 www.analog.com
Fax: 781.461.3113 ©2006–2011 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

Features	1	Terminology	29
General Description	1	Theory of Operation	30
Product Highlights	1	Serial Peripheral Interface	30
Revision History	2	SPI Register Map	32
Functional Block Diagram	4	SPI Register Descriptions	33
Specifications	5	Reference Operation	34
DC Specifications (3.3 V)	5	Reference Control Amplifier	34
Dynamic Specifications (3.3 V)	6	DAC Transfer Function	35
Digital Specifications (3.3 V)	7	Analog Outputs	35
DC Specifications (1.8 V)	8	Adjustable Output Common Mode	36
Dynamic Specifications (1.8 V)	9	Digital Inputs	36
Digital Specifications (1.8 V)	10	Clock Input	36
Timing Diagram	10	DAC Timing	36
Absolute Maximum Ratings	11	Power Dissipation	37
Thermal Characteristics	11	Self-Calibration	38
ESD Caution	11	Applications Information	40
Pin Configurations and Function Descriptions	12	Output Configurations	40
AD9707	12	Differential Coupling Using a Transformer	40
AD9706	13	Single-Ended Buffered Output Using an Op Amp	40
AD9705	14	Differential Buffered Output Using an Op Amp	41
AD9704	15	Evaluation Board	41
Typical Performance Characteristics	16	Outline Dimensions	42
AD9707	16	Ordering Guide	42
AD9704, AD9705, and AD9706	23	Changes to Figure 57	26
REVISION HISTORY		Changes to Figure 70	29
10/11—Rev. A to Rev. B		Changes to Serial Peripheral Interface Section	30
Changes to Features Section	1	Changes to Table 15	32
Changes to Table 1	5	Deleted Table 23; Renumbered Sequentially	33
Changes to Table 2	6	Changes to Reference Operation Section and Reference Control Amplifier Section	34
Changes to Table 4	8	Changes to Adjustable Output Common Mode Section and DAC Timing Section	36
Changes to Table 5	9	Added the Deskew Mode Section	36
Changes to Figure 3 and Table 9	12	Deleted Figure 80; Renumbered Sequentially	36
Changes to Figure 4 and Table 10	13	Changed Sleep and Power-Down Operation (Pin Mode) Section to Sleep Operation (Pin Mode) Section	38
Changes to Figure 5 and Table 11	14	Changes to Sleep Operation (Pin Mode) Section	38
Changes to Figure 6 and Table 12	15	Changes to Self-Calibration Section	39
Changes to Figure 15 and Figure 16	17	Changes to Evaluation Board Section	41
Moved Figure 41 to Figure 24 Position	18	Added Exposed Pad Notation to Outline Dimensions	42
Moved Figure 42 to Figure 25 Position and Moved Figure 43 to Figure 26 Position	19	Changes to Ordering Guide	42
Changes to Figure 27	20	Deleted Evaluation Board Schematics Section	43
Changes to Figure 33 to Figure 35	21	Deleted Figure 92 to Figure 102	43
Moved Figure 24 to Figure 41 Position	22		
Moved Figure 25 to Figure 43 Position and Moved Figure 26 to Figure 44 Position	23		
Changes to Figure 44	23		

4/07—Rev. 0 to Rev. A

Changes to Features List	1
Changes to Product Highlights	1
Changes to General Description	3
Changes to Table 3	6
Changes to Table 4	7
Changes to Table 6	9
Changes to Figure 17 and Figure 18	16
Deleted Figure 29, Renumbered Sequentially	19
Changes to Figure 44	22
Changes to Figure 57 Caption	25

Changes to Figure 73, Figure 75, and Figure 77	31
Changes to Table 16	32
Replaced Single-Ended Buffered Output Using an Op Amp Section	40
Changes to Figure 91	41
Changes to Figure 93	44
Changes to Figure 96	47

7/06—Revision 0: Initial Version

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

05526-001

SPECIFICATIONS

DC SPECIFICATIONS (3.3 V)

T_{MIN} to T_{MAX} , $AVDD = 3.3\text{ V}$, $DVDD = 3.3\text{ V}$, $CLKVDD = 3.3\text{ V}$, $I_{OUTFS} = 2\text{ mA}$, unless otherwise noted.

Table 1.

Parameter	AD9707			AD9706			AD9705			AD9704			Unit
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
RESOLUTION	14			12			10			8			Bits
DC ACCURACY ¹													
Integral Nonlinearity (INL) Precalibration		±1.4	±6.0		±0.41	±1.48		±0.10	±0.36		±0.03	±0.09	LSB
Integral Nonlinearity (INL) Postcalibration		±0.9			±0.30			±0.10					LSB
Differential Nonlinearity (DNL) Precalibration		±1.2	±4.4		±0.35	±1.17		±0.09	±0.31		±0.02	±0.08	LSB
Differential Nonlinearity (DNL) Postcalibration		±0.4			±0.13			±0.03					LSB
ANALOG OUTPUT													
Offset Error	−0.03	0	+0.03	−0.03	0	+0.03	−0.03	0	+0.03	−0.03	0	+0.03	% of FSR
Gain Error (With External Reference)	−2.7	−0.1	+2.7	−2.7	−0.1	+2.7	−2.7	−0.1	+2.7	−2.7	−0.1	+2.7	% of FSR
Gain Error (With Internal Reference)	−2.7	−0.1	+2.7	−2.7	−0.1	+2.7	−2.7	−0.1	+2.7	−2.7	−0.1	+2.7	% of FSR
Full-Scale Output Current ²	1	2	5	1	2	5	1	2	5	1	2	5	mA
Output Compliance Range (From OTCM to IOUTA/IOUTB)	−0.8		+0.8	−0.8		+0.8	−0.8		+0.8	−0.8		+0.8	V
Output Resistance		200			200			200			200		MΩ
Output Capacitance		5			5			5			5		pF
REFERENCE OUTPUT													
Reference Voltage	0.98	1.025	1.08	0.98	1.025	1.08	0.98	1.025	1.08	0.98	1.025	1.08	V
Reference Output Current ³		100			100			100			100		nA
REFERENCE INPUT													
Input Compliance Range	0.1		1.25	0.1		1.25	0.1		1.25	0.1		1.25	V
Reference Input Resistance (Reference Powered Up)		10			10			10			10		kΩ
Reference Input Resistance (Reference Powered Down)		1			1			1			1		MΩ
TEMPERATURE COEFFICIENTS													
Offset Drift		0			0			0			0		ppm of FSR/°C
Gain Drift (Without Internal Reference)		±29			±29			±29			±29		ppm of FSR/°C
Gain Drift (With Internal Reference)		±40			±40			±40			±40		ppm of FSR/°C
Reference Voltage Drift		±25			±25			±25			±25		ppm/°C
POWER SUPPLY													
Supply Voltage													
AVDD		3.3	3.6		3.3	3.6		3.3	3.6		3.3	3.6	V
DVDD		3.3	3.6		3.3	3.6		3.3	3.6		3.3	3.6	V
CLKVDD		3.3	3.6		3.3	3.6		3.3	3.6		3.3	3.6	V
Analog Supply Current (I_{AVDD})		5.2	6.7		5.2	6.7		5.1	6.7		5.1	6.7	mA
Digital Supply Current (I_{DVDD}) ⁴		5.9	6.6		5.4	6.6		5.0	6.6		4.6	6.6	mA
Clock Supply Current (I_{CLKVDD}) ⁴		4.1	4.7		4.1	4.7		4.1	4.7		4.1	4.7	mA
Power Dissipation ⁴		50.2	57		48.5	57		46.9	57		45.5	57	mW
Supply Current Sleep Mode (I_{AVDD})		0.37	0.4		0.37	0.4		0.37	0.4		0.37	0.4	mA

Parameter	AD9707			AD9706			AD9705			AD9704			Unit
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Supply Current Power-Down Mode (I_{AVDD})		0.7	7.5		0.7	7.5		0.7	7.5		0.7	7.5	μ A
Supply Current Clock Power-Down Mode (I_{DVDD}) ⁵		0.6	1		0.6	1		0.6	1		0.6	1	mA
Supply Current Clock Power-Down Mode (I_{CLKVDD}) ⁵		42.5	64		42.5	64		42.5	64		42.5	64	μ A
Power Supply Rejection Ratio (AVDD) ⁶	-0.2	+0.03	+0.2	-0.2	+0.03	+0.2	-0.2	+0.03	+0.2	-0.2	+0.03	+0.2	% of FSR/V
OPERATING RANGE	-40		+85	-40		+85	-40		+85	-40		+85	°C

¹ Measured at I_{OUTA} , driving a virtual ground.

² Normal full scale current, I_{OUTFS} is $32 \times$ the I_{REF} current.

³ Use an external buffer amplifier with an input bias current < 100 nA to drive any external load.

⁴ Measured at $f_{CLOCK} = 175$ MSPS and $f_{OUT} = 1.0$ MHz, using a differential clock.

⁵ Measured at $f_{CLOCK} = 100$ MSPS and $f_{OUT} = 1.0$ MHz, using a differential clock.

⁶ $\pm 5\%$ power supply variation.

DYNAMIC SPECIFICATIONS (3.3 V)

T_{MIN} to T_{MAX} , AVDD = 3.3 V, DVDD = 3.3 V, CLKVDD = 3.3 V, $I_{OUTFS} = 2$ mA, differential transformer coupled output, 453 Ω differentially terminated unless otherwise noted.

Table 2.

Parameter	AD9707			AD9706			AD9705			AD9704			Unit
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
DYNAMIC PERFORMANCE													
Maximum Output Update Rate, f_{CLOCK}	175			175			175			175			MSPS
Output Settling Time, t_{ST} (to 0.1%) ¹		11			11			11			11		ns
Output Propagation Delay, t_{PD}		4			4			4			4		ns
Glitch Impulse		5			5			5			5		pV-s
Output Rise Time (10% to 90%) ¹		2.5			2.5			2.5			2.5		ns
Output Fall Time (10% to 90%) ¹		2.5			2.5			2.5			2.5		ns
AC LINEARITY													
Spurious-Free Dynamic Range to Nyquist													
$f_{\text{CLOCK}} = 10$ MSPS, $f_{\text{OUT}} = 2.1$ MHz		84			84			84			70		dBc
$f_{\text{CLOCK}} = 25$ MSPS, $f_{\text{OUT}} = 2.1$ MHz		84			83			84			68		dBc
$f_{\text{CLOCK}} = 65$ MSPS, $f_{\text{OUT}} = 5.1$ MHz		84			84			84			70		dBc
$f_{\text{CLOCK}} = 65$ MSPS, $f_{\text{OUT}} = 10.1$ MHz		83			83			83			71		dBc
$f_{\text{CLOCK}} = 80$ MSPS, $f_{\text{OUT}} = 1.0$ MHz	74	83		72	82		72	82		66	70		dBc
$f_{\text{CLOCK}} = 125$ MSPS, $f_{\text{OUT}} = 15.1$ MHz		78			78			78			68		dBc
$f_{\text{CLOCK}} = 125$ MSPS, $f_{\text{OUT}} = 25.1$ MHz		77			77			76			69		dBc
$f_{\text{CLOCK}} = 175$ MSPS, $f_{\text{OUT}} = 20.1$ MHz		75			75			75			69		dBc
$f_{\text{CLOCK}} = 175$ MSPS, $f_{\text{OUT}} = 40.1$ MHz		72			71			71			67		dBc
Noise Spectral Density													
$f_{\text{CLOCK}} = 175$ MSPS, $f_{\text{OUT}} = 6.0$ MHz, $I_{\text{OUTFS}} = 2$ mA		−152			−152			−144			−136		dBc/Hz
$f_{\text{CLOCK}} = 175$ MSPS, $f_{\text{OUT}} = 6.0$ MHz, $I_{\text{OUTFS}} = 5$ mA		−161											dBc/Hz
$f_{\text{CLOCK}} = 175$ MSPS, $f_{\text{OUT}} = 6.0$ MHz, $I_{\text{OUTFS}} = 1$ mA		−146											dBc/Hz

¹ Measured single-ended into 500 Ω load.

DIGITAL SPECIFICATIONS (3.3 V)

T_{MIN} to T_{MAX} , $AVDD = 3.3\text{ V}$, $DVDD = 3.3\text{ V}$, $CLKVDD = 3.3\text{ V}$, $I_{OUTFS} = 2\text{ mA}$, unless otherwise noted.

Table 3.

Parameter	AD9707			AD9706			AD9705			AD9704			Unit
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
DIGITAL INPUTS ¹													
Logic 1 Voltage	2.1	3		2.1	3		2.1	3		2.1	3		V
Logic 0 Voltage		0	0.9		0	0.9		0	0.9		0	0.9	V
Logic 1 Current	−10		+10	−10		+10	−10		+10	−10		+10	μA
Logic 0 Current			10			10			10			10	μA
Input Capacitance		5			5			5			5		pF
Input Setup Time, t _s , +25°C	1.4			1.4			1.4			1.4			ns
Input Hold Time, t _h , +25°C	0.3			0.3			0.3			0.3			ns
Input Setup Time, t _s , −40°C to +85°C	1.6			1.6			1.6			1.6			ns
Input Hold Time, t _h , −40°C to +85°C	0.6			0.6			0.6			0.6			ns
Latch Pulse Width, t _{LPW}	2.8			2.8			2.8			2.8			ns
CLK INPUTS ²													
Input Voltage Range	0		3	0		3	0		3	0		3	V
Common-Mode Voltage	0.75	1.5	2.25	0.75	1.5	2.25	0.75	1.5	2.25	0.75	1.5	2.25	V
Differential Voltage	0.5	1.5		0.5	1.5		0.5	1.5		0.5	1.5		V

¹ Includes CLK+ pin in single-ended clock input mode.

² Applicable to CLK+ input and CLK− input when configured for differential clock input mode.

DC SPECIFICATIONS (1.8 V)

T_{MIN} to T_{MAX}, AVDD = 1.8 V, DVDD = 1.8 V, CLKVDD = 1.8 V, I_{OUTFS} = 2 mA, unless otherwise noted.

Table 4.

Parameter	AD9707			AD9706			AD9705			AD9704			Unit
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
RESOLUTION	14			12			10			8			Bits
DC ACCURACY ¹													
Integral Nonlinearity (INL) Precalibration		±1.4	±6.03		±0.42	±1.50		±0.10	±0.36		±0.03	±0.09	LSB
Differential Nonlinearity (DNL) Precalibration		±1.2	±4.34		±0.36	±1.17		±0.09	±0.30		±0.02	±0.07	LSB
ANALOG OUTPUT													
Offset Error	−0.03	0	+0.03	−0.03	0	+0.03	−0.03	0	+0.03	−0.03	0	+0.03	% of FSR
Gain Error (With Internal Reference)	−2.7	−0.2	+2.7	−2.7	−0.2	+2.7	−2.7	−0.2	+2.7	−2.7	−0.2	+2.7	% of FSR
Full-Scale Output Current ²	1	2	2.5	1	2	2.5	1	2	2.5	1	2	2.5	mA
Output Compliance Range (With OTCM = AGND)	−0.8		+0.8	−0.8		+0.8	−0.8		+0.8	−0.8		+0.8	V
Output Resistance		200			200			200			200		MΩ
Output Capacitance		5			5			5			5		pF
REFERENCE OUTPUT													
Reference Voltage	0.98	1.025	1.08	0.98	1.025	1.08	0.98	1.025	1.08	0.98	1.025	1.08	V
Reference Output Current ³		100			100			100			100		nA
REFERENCE INPUT													
Input Compliance Range	0.1		1.25	0.1		1.25	0.1		1.25	0.1		1.25	V
Reference Input Resistance (Reference Powered Up)		10			10			10			10		kΩ
Reference Input Resistance (External Reference)		1			1			1			1		MΩ
TEMPERATURE COEFFICIENTS													
Offset Drift		0			0			0			0		ppm of FSR/°C
Gain Drift (Without Internal Reference)		±30			±30			±30			±30		ppm of FSR/°C
Gain Drift (With Internal Reference)		±60			±60			±60			±60		ppm of FSR/°C
Reference Voltage Drift		±25			±25			±25			±25		ppm/°C
POWER SUPPLY													
Supply Voltage													
AVDD	1.7	1.8		1.7	1.8		1.7	1.8		1.7	1.8		V
DVDD	1.7	1.8		1.7	1.8		1.7	1.8		1.7	1.8		V
CLKVDD	1.7	1.8		1.7	1.8		1.7	1.8		1.7	1.8		V
Analog Supply Current (I _{AVDD}) ⁴		3.8	4.8		3.8	4.8		3.8	4.8		3.8	4.8	mA
Digital Supply Current (I _{DVDD}) ^{4, 5}		1.3	1.5		1.2	1.5		1.1	1.5		1.0	1.5	mA
Clock Supply Current (I _{CLKVDD}) ^{4, 5}		1.3	1.5		1.3	1.5		1.3	1.5		1.3	1.5	mA
Power Dissipation ^{4, 5}		11.5	13.2		11.3	13.2		11.1	13.2		11.0	13.2	mW
Supply Current Sleep Mode (I _{AVDD})		0.3	0.4		0.3	0.4		0.3	0.4		0.3	0.4	mA
Supply Current Power-Down Mode (I _{AVDD})		5	6		5	6		5	6		5	6	μA
Supply Current Clock Power-Down Mode (I _{DVDD}) ⁵		0.22	0.28		0.22	0.28		0.22	0.28		0.22	0.28	mA
Supply Current Clock Power-Down Mode (I _{CLKVDD}) ⁵		9.5	16		9.5	16		9.5	16		9.5	16	μA

Parameter	AD9707			AD9706			AD9705			AD9704			Unit
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Power Supply Rejection Ratio (AVDD) ⁶	−2	−0.1	+2	−2	−0.1	+2	−2	−0.1	+2	−2	−0.1	+2	% of FSR/V
OPERATING RANGE	−40		+85	−40		+85	−40		+85	−40		+85	°C

¹ Measured at I_{OUTA}, driving a virtual ground.

² Nominal full-scale current, I_{OUTFS}, is 32 × the I_{REF} current.

³ Use an external buffer amplifier with an input bias current <100 nA to drive any external load.

⁴ Measured at I_{OUTFS} = 1 mA.

⁵ Measured at f_{CLOCK} = 80 MSPS and f_{OUT} = 1 MHz, using a differential clock.

⁶ ±5% power supply variation.

DYNAMIC SPECIFICATIONS (1.8 V)

T_{MIN} to T_{MAX}, AVDD = 1.8 V, DVDD = 1.8 V, CLKVDD = 1.8 V, I_{OUTFS} = 1 mA, differential transformer coupled output, 453 Ω differentially terminated unless otherwise noted.

Table 5.

Parameter	AD9707			AD9706			AD9705			AD9704			Unit
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
DYNAMIC PERFORMANCE													
Maximum Output Update Rate, f_{CLOCK}	125			125			125			125			MSPS
Output Settling Time, t_{ST} , (to 0.1%) ¹	11			11			11			11			ns
Output Propagation Delay (t_{PD})	5.6			5.6			5.6			5.6			ns
Glitch Impulse	5			5			5			5			pV-s
Output Rise Time (10% to 90%) ¹	2.5			2.5			2.5			2.5			ns
Output Fall Time (10% to 90%) ¹	2.5			2.5			2.5			2.5			ns
AC LINEARITY													
Spurious-Free Dynamic Range to Nyquist													
$f_{\text{CLOCK}} = 10 \text{ MSPS}$; $f_{\text{OUT}} = 2.1 \text{ MHz}$	86			86			85			70			dBc
$f_{\text{CLOCK}} = 25 \text{ MSPS}$; $f_{\text{OUT}} = 2.1 \text{ MHz}$	87			86			84			68			dBc
$f_{\text{CLOCK}} = 25 \text{ MSPS}$; $f_{\text{OUT}} = 5.1 \text{ MHz}$	82			82			82			68			dBc
$f_{\text{CLOCK}} = 65 \text{ MSPS}$; $f_{\text{OUT}} = 10.1 \text{ MHz}$	82			79			78			70			dBc
$f_{\text{CLOCK}} = 65 \text{ MSPS}$; $f_{\text{OUT}} = 15.1 \text{ MHz}$	77			76			74			69			dBc
$f_{\text{CLOCK}} = 80 \text{ MSPS}$; $f_{\text{OUT}} = 1.0 \text{ MHz}$	74	82		72	82		72	82		66	70		dBc
$f_{\text{CLOCK}} = 80 \text{ MSPS}$; $f_{\text{OUT}} = 15.1 \text{ MHz}$	77			77			77			68			dBc
$f_{\text{CLOCK}} = 80 \text{ MSPS}$; $f_{\text{OUT}} = 30.1 \text{ MHz}$	60			59			59			60			dBc
Noise Spectral Density													
$f_{\text{CLOCK}} = 80 \text{ MSPS}$; $f_{\text{OUT}} = 10 \text{ MHz}$; $I_{\text{OUTFS}} = 1 \text{ mA}$	−145			−144			−140			−128			dBc/Hz
$f_{\text{CLOCK}} = 80 \text{ MSPS}$; $f_{\text{OUT}} = 10 \text{ MHz}$; $I_{\text{OUTFS}} = 2 \text{ mA}$	−151												dBc/Hz

¹ Measured single-ended into 500 Ω load.

DIGITAL SPECIFICATIONS (1.8 V)

T_{MIN} to T_{MAX} , $AVDD = 1.8\text{ V}$, $DVDD = 1.8\text{ V}$, $CLKVDD = 1.8\text{ V}$, $I_{OUTS} = 1\text{ mA}$, unless otherwise noted.

Table 6.

Parameter	AD9707			AD9706			AD9705			AD9704			Unit
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
DIGITAL INPUTS ¹													
Logic 1 Voltage	1.2	1.8		1.2	1.8		1.2	1.8		1.2	1.8		V
Logic 0 Voltage		0	0.5		0	0.5		0	0.5		0	0.5	V
Logic 1 Current	−10		+10	−10		+10	−10		+10	−10		+10	μA
Logic 0 Current			+10			+10			+10			+10	μA
Input Capacitance		5			5			5			5		pF
Input Setup Time, t _s , 25°C	2.3			2.3			2.3			2.3			ns
Input Hold Time, t _h , 25°C	0			0			0			0			ns
Input Setup Time, t _s , −40°C to +85°C	2.4			2.4			2.4			2.4			ns
Input Hold Time, t _h , −40°C to +85°C	0.1			0.1			0.1			0.1			ns
Latch Pulse Width, t _{LPW}	6.2			6.2			6.2			6.2			ns
CLK INPUTS ²													
Input Voltage Range	0		1.8	0		1.8	0		1.8	0		1.8	V
Common-Mode Voltage	0.4	0.9	1.3	0.4	0.9	1.3	0.4	0.9	1.3	0.4	0.9	1.3	V
Differential Voltage	0.5	1.5		0.5	1.5		0.5	1.5		0.5	1.5		V

¹ Includes CLK+ pin in single-ended clock input mode.

² Applicable to CLK+ input and CLK- input when configured for differential clock input mode.


TIMING DIAGRAM

Figure 2. Timing Diagram

05925-002

ABSOLUTE MAXIMUM RATINGS

Table 7.

Parameter	Rating
AVDD to ACOM	−0.3 V to +3.9 V
DVDD to DCOM	−0.3 V to +3.9 V
CLKVDD to CLKCOM	−0.3 V to +3.9 V
ACOM to DCOM	−0.3 V to +0.3 V
ACOM to CLKCOM	−0.3 V to +0.3 V
DCOM to CLKCOM	−0.3 V to +0.3 V
AVDD to DVDD	−3.9 V to +3.9 V
AVDD to CLKVDD	−3.9 V to +3.9 V
DVDD to CLKVDD	−3.9 V to +3.9 V
SLEEP to DCOM	−0.3 V to DVDD + 0.3 V
Digital Inputs, MODE to DCOM	−0.3 V to DVDD + 0.3 V
IOUTA, IOUTB to ACOM	−1.0 V to AVDD + 0.3 V
REFIO, FS ADJ, OTCM to ACOM	−0.3 V to AVDD + 0.3 V
CLK+, CLK−, CMODE to CLKCOM	−0.3 V to CLKVDD + 0.3 V
Junction Temperature	150°C
Storage Temperature Range	−65°C to +150°C
Lead Temperature (10 sec)	300°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL CHARACTERISTICS

Thermal impedance measurements were taken on a 4-layer board in still air, in accordance with EIA/JESD51-7.

Table 8. Thermal Resistance

Package Type	θ_{JA}	Unit
32-Lead LFCSP_VQ	32.5	°C/W

ESD CAUTION




ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

AD9707



NOTES

1. IT IS RECOMMENDED THAT THE EXPOSED PAD BE THERMALLY CONNECTED TO A COPPER GROUND PLANE FOR ENHANCED ELECTRICAL AND THERMAL PERFORMANCE.


06925-003

Figure 3. AD9707 Pin Configuration

Table 9. AD9707 Pin Function Descriptions

Pin No.	Mnemonic	Description
28 to 32, 1, 2, 4 to 8	DB12 to DB1	Data Bit 12 to Data Bit 1.
3	DVDD	Digital Supply Voltage (1.7 V to 3.6 V).
9	DB0 (LSB)	Least Significant Data Bit (LSB).
10, 26	DCOM	Digital Common.
11	CLKVDD	Clock Supply Voltage (1.7 V to 3.6 V).
12	CLK+	Positive Differential Clock Input.
13	CLK-	Negative Differential Clock Input.
14	CLKCOM	Clock Common.
15	CMODE/SCLK	In pin mode, this pin selects the clock input type. Connect to CLKCOM for single-ended clock receiver (drive CLK+ and float CLK-). Connect to CLKVDD for differential receiver. In SPI mode, this pin is the serial data clock input.
16	MODE/SDIO	In pin mode, this pin selects the input data format. Connect to DCOM for straight binary, and DVDD for twos complement. In SPI mode, this pin acts as SPI data input/output.
17	PIN/SPI/RESET	Selects SPI Mode or Pin Mode Operation. Active high for pin mode operation and active low for SPI mode operation. Pulse high to reset SPI registers to default values.
18	AVDD	Analog Supply Voltage (1.7 V to 3.6 V).
19	OTCM	Adjustable Output Common Mode. Refer to the Theory of Operation section for details.
20	IOUTB	Complementary DAC Current Output. Full-scale current is sourced when all data bits are 0s.
21	IOUTA	DAC Current Output. Full-scale current is sourced when all data bits are 1s.
22	ACOM	Analog Common.
23	REFIO	Reference Input/Output. Serves as reference input when internal reference disabled. Serves as 1.0 V reference output when internal reference is activated. Requires a 0.1 μ F capacitor to ACOM when internal reference is activated.
24	FS ADJ	Full-Scale Current Output Adjust.
25	SLEEP/CSB	In pin mode, active high powers down chip. In SPI mode, this pin is the serial port chip select (active low).
27	DB13 (MSB)	Most Significant Data Bit (MSB).
	EPAD	It is recommended that the exposed pad be thermally connected to a copper ground plane for enhanced electrical and thermal performance.

AD9706



- NOTES**
1. NC = NO CONNECT. DO NOT CONNECT TO THIS PIN.
 2. IT IS RECOMMENDED THAT THE EXPOSED PAD BE THERMALLY CONNECTED TO A COPPER GROUND PLANE FOR ENHANCED ELECTRICAL AND THERMAL PERFORMANCE.


05926-083

Figure 4. AD9706 Pin Configuration

Table 10. AD9706 Pin Function Descriptions

Pin No.	Mnemonic	Description
28 to 32, 1, 2, 4 to 6	DB10 to DB1	Data Bit 10 to Data Bit 1.
3	DVDD	Digital Supply Voltage (1.7 V to 3.6 V).
7	DB0 (LSB)	Least Significant Data Bit (LSB).
8, 9	NC	No Connect.
10, 26	DCOM	Digital Common.
11	CLKVDD	Clock Supply Voltage (1.7 V to 3.6 V).
12	CLK+	Positive Differential Clock Input.
13	CLK-	Negative Differential Clock Input.
14	CLKCOM	Clock Common.
15	CMODE/SCLK	In pin mode, this pin selects the clock input type. Connect to CLKCOM for single-ended clock receiver (drive CLK+ and float CLK-). Connect to CLKVDD for differential receiver. In SPI mode, this pin is the serial data clock input.
16	MODE/SDIO	In pin mode, this pin selects the input data format. Connect to DCOM for straight binary, and DVDD for twos complement. In SPI mode, this pin acts as SPI data input/output.
17	PIN/SPI/RESET	Selects SPI Mode or Pin Mode Operation. Active high for pin mode operation, and active low for SPI mode operation. Pulse high to reset SPI registers to default values.
18	AVDD	Analog Supply Voltage (1.7 V to 3.6 V).
19	OTCM	Adjustable Output Common Mode. Refer to the Theory of Operation section for details.
20	IOUTB	Complementary DAC Current Output. Full-scale current is sourced when all data bits are 0s.
21	IOUTA	DAC Current Output. Full-scale current is sourced when all data bits are 1s.
22	ACOM	Analog Common.
23	REFIO	Reference Input/Output. Serves as reference input when internal reference disabled. Serves as 1.0 V reference output when internal reference is activated. Requires a 0.1 μ F capacitor to ACOM when internal reference is activated.
24	FS ADJ	Full-Scale Current Output Adjust.
25	SLEEP/CSB	In pin mode, active high powers down chip. In SPI mode, this pin is the serial port chip select (active low).
27	DB11 (MSB) EPAD	Most Significant Data Bit (MSB). It is recommended that the exposed pad be thermally connected to a copper ground plane for enhanced electrical and thermal performance.

AD9705



NOTES

1. NC = NO CONNECT. DO NOT CONNECT TO THIS PIN.
2. IT IS RECOMMENDED THAT THE EXPOSED PAD BE THERMALLY CONNECTED TO A COPPER GROUND PLANE FOR ENHANCED ELECTRICAL AND THERMAL PERFORMANCE.


05926-085

Figure 5. AD9705 Pin Configuration

Table 11. AD9705 Pin Function Descriptions

Pin No.	Mnemonic	Description
28 to 32, 1, 2, 4	DB8 to DB1	Data Bit 8 to Data Bit 1.
3	DVDD	Digital Supply Voltage (1.7 V to 3.6 V).
5	DB0 (LSB)	Least Significant Data Bit (LSB).
6 to 9	NC	No Connect.
10, 26	DCOM	Digital Common.
11	CLKVDD	Clock Supply Voltage (1.7 V to 3.6 V).
12	CLK+	Positive Differential Clock Input.
13	CLK-	Negative Differential Clock Input.
14	CLKCOM	Clock Common.
15	CMODE/SCLK	In pin mode, this pin selects the clock input type. Connect to CLKCOM for single-ended clock receiver (drive CLK+ and float CLK-). Connect to CLKVDD for differential receiver. In SPI mode, this pin is the serial data clock input.
16	MODE/SDIO	In pin mode, this pin selects the input data format. Connect to DCOM for straight binary, and DVDD for twos complement. In SPI mode, this pin acts as SPI data input/output.
17	PIN/SPI/RESET	Selects SPI Mode or Pin Mode Operation. Active high for pin mode operation and active low for SPI mode operation. Pulse high to reset SPI registers to default values.
18	AVDD	Analog Supply Voltage (1.7 V to 3.6 V).
19	OTCM	Adjustable Output Common Mode. Refer to the Theory of Operation section for details.
20	IOUTB	Complementary DAC Current Output. Full-scale current is sourced when all data bits are 0s.
21	IOUTA	DAC Current Output. Full-scale current is sourced when all data bits are 1s.
22	ACOM	Analog Common.
23	REFIO	Reference Input/Output. Serves as reference input when internal reference disabled. Serves as 1.0 V reference output when internal reference is activated. Requires a 0.1 μ F capacitor to ACOM when internal reference is activated.
24	FS ADJ	Full-Scale Current Output Adjust.
25	SLEEP/CSB	In pin mode, active high powers down chip. In SPI mode, this pin is the serial port chip select (active low).
27	DB9 (MSB)	Most Significant Data Bit (MSB).
	EPAD	It is recommended that the exposed pad be thermally connected to a copper ground plane for enhanced electrical and thermal performance.

AD9704



- NOTES
1. NC = NO CONNECT. DO NOT CONNECT TO THIS PIN.
 2. IT IS RECOMMENDED THAT THE EXPOSED PAD BE THERMALLY CONNECTED TO A COPPER GROUND PLANE FOR ENHANCED ELECTRICAL AND THERMAL PERFORMANCE.

05926-084

Figure 6. AD9704 Pin Configuration







Table 12. AD9704 Pin Function Descriptions







Pin No.	Mnemonic	Description
28 to 32, 1	DB6 to DB1	Data Bit 6 to Data Bit 1.
2	DB0 (LSB)	Least Significant Data Bit (LSB).
3	DVDD	Digital Supply Voltage (1.7 V to 3.6 V).
4 to 9	NC	No Connect.
10, 26	DCOM	Digital Common.
11	CLKVDD	Clock Supply Voltage (1.7 V to 3.6 V).
12	CLK+	Positive Differential Clock Input.
13	CLK-	Negative Differential Clock Input.
14	CLKCOM	Clock Common.
15	CMODE/SCLK	In pin mode, this pin selects the clock input type. Connect to CLKCOM for single-ended clock receiver (drive CLK+ and float CLK-). Connect to CLKVDD for differential receiver. In SPI mode, this pin is the serial data clock input.
16	MODE/SDIO	In pin mode, this pin selects the input data format. Connect to DCOM for straight binary, and DVDD for twos complement. In SPI mode, this pin acts as SPI data input/output.
17	PIN/SPI/RESET	Selects SPI Mode or Pin Mode Operation. Active high for pin mode operation and active low for SPI mode operation. Pulse high to reset SPI registers to default values.
18	AVDD	Analog Supply Voltage (1.7 V to 3.6 V).
19	OTCM	Adjustable Output Common Mode. Refer to the Theory of Operation section for details.
20	IOUTB	Complementary DAC Current Output. Full-scale current is sourced when all data bits are 0s.
21	IOUTA	DAC Current Output. Full-scale current is sourced when all data bits are 1s.
22	ACOM	Analog Common.
23	REFIO	Reference Input/Output. Serves as reference input when internal reference disabled. Serves as 1.0 V reference output when internal reference is activated. Requires a 0.1 μ F capacitor to ACOM when internal reference is activated.
24	FS ADJ	Full-Scale Current Output Adjust.
25	SLEEP/CSB	In pin mode, active high powers down chip. In SPI mode, this pin is the serial port chip select (active low).
27	DB7 (MSB)	Most Significant Data Bit (MSB).
	EPAD	It is recommended that the exposed pad be thermally connected to a copper ground plane for enhanced electrical and thermal performance.

TYPICAL PERFORMANCE CHARACTERISTICS

AD9707

VDD = 3.3 V, I_{OUTFS} = 2 mA, unless otherwise noted.

Figure 7. SFDR vs. f_{OUT}Figure 10. SFDR vs. f_{OUT} @ 125 MSPSFigure 8. SFDR vs. f_{OUT} @ 10 MSPSFigure 11. SFDR vs. f_{OUT} @ 175 MSPSFigure 9. SFDR vs. f_{OUT} @ 65 MSPSFigure 12. SFDR vs. f_{OUT} and I_{OUTFS} @ 175 MSPS

Figure 13. SFDR vs. f_{OUT} and OTCM @ 175 MSPSFigure 16. NSD vs. f_{OUT} and I_{OUTS} @ 175 MSPSFigure 14. SFDR vs. A_{OUT} and f_{CLOCK} at $f_{OUT} = f_{CLOCK}/5$ Figure 17. Dual-Tone IMD vs. Lower f_{OUT} and f_{CLOCK} @ 0 dBFSFigure 15. NSD vs. f_{OUT} and f_{CLOCK} @ 0 dBFSFigure 18. Dual-Tone IMD vs. Lower f_{OUT} and Temperature at 0 dBFS, 175 MSPS




Figure 19. Typical Uncalibrated INL

05926-017




Figure 22. Typical Calibrated DNL

05926-087





Figure 20. Typical Uncalibrated DNL

05926-018

Figure 23. SFDR vs. f_{OUT} and Temperature @ 175 MSPS

05926-019




Figure 21. Typical Calibrated INL

05926-086




Figure 24. Single-Tone SFDR

05926-039




Figure 25. Dual-Tone SFDR




Figure 26. Four-Tone SFDR

$V_{DD} = 1.8\text{ V}$, $I_{OUTFS} = 1\text{ mA}$, unless otherwise noted.




Figure 27. SFDR vs. f_{OUT}




Figure 30. SFDR vs. f_{OUT} and I_{OUTFS} at 65 MSPS




Figure 28. SFDR vs. f_{OUT} at 10 MSPS




Figure 31. SFDR vs. f_{OUT} and I_{OUTFS} at 80 MSPS




Figure 29. SFDR vs. f_{OUT} at 80 MSPS




Figure 32. SFDR vs. A_{OUT} at $f_{OUT} = f_{CLOCK}/5$







Figure 33. NSD vs. f_{OUT} , f_{CLOCK} , and I_{OUTFS} at 0 dBFSFigure 36. Dual-Tone IMD vs. Lower f_{OUT} and Temperature at 80 MSPS, $I_{OUTFS} = 1$ mA and 0 dBFSFigure 34. Dual-Tone IMD vs. Lower f_{OUT} at $I_{OUTFS} = 1$ mA and 0 dBFSFigure 37. Dual-Tone IMD vs. Lower f_{OUT} and Temperature at 80 MSPS, $I_{OUTFS} = 2$ mA and 0 dBFSFigure 35. Dual-Tone IMD vs. Lower f_{OUT} at $I_{OUTFS} = 2$ mA and 0 dBFS

Figure 38. Typical Uncalibrated INL




Figure 39. Typical Uncalibrated DNL




Figure 42. Dual-Tone SFDR




Figure 40. SFDR vs. Temperature at 80 MSPS




Figure 43. Four-Tone SFDR




Figure 41. Single-Tone SFDR

AD9704, AD9705, AND AD9706

$V_{DD} = 3.3\text{ V}$, $I_{OUTFS} = 2\text{ mA}$, unless otherwise noted.




Figure 44. AD9704, AD9705, AD9706, AD9707 NSD vs. f_{OUT} at 0 dBFS, 175 MSPS




Figure 47. AD9705 Typical Uncalibrated INL




Figure 45. AD9704 Typical Uncalibrated INL




Figure 48. AD9705 Typical Uncalibrated DNL




Figure 46. AD9704 Typical Uncalibrated DNL




Figure 49. AD9706 Typical Uncalibrated INL




Figure 50. AD9706 Typical Uncalibrated DNL




Figure 53. AD9705 Single-Tone SFDR




Figure 51. AD9704 Single-Tone SFDR




Figure 54. AD9705 Dual-Tone SFDR




Figure 52. AD9704 Dual-Tone SFDR




Figure 55. AD9706 Single-Tone SFDR




Figure 56. AD9706 Dual-Tone SFDR

$V_{DD} = 1.8\text{ V}$, $I_{OUTFS} = 1\text{ mA}$, unless otherwise noted.




Figure 57. AD9704, AD9705, AD9706, AD9707 NSD vs. f_{OUT} at 0 dBFS, 80 MSPS




Figure 60. AD9705 Typical Uncalibrated INL




Figure 58. AD9704 Typical Uncalibrated INL




Figure 61. AD9705 Typical Uncalibrated DNL




Figure 59. AD9704 Typical Uncalibrated DNL




Figure 62. AD9706 Typical Uncalibrated INL




Figure 63. AD9706 Typical Uncalibrated DNL




Figure 66. AD9705 Single-Tone SFDR




Figure 64. AD9704 Single-Tone SFDR




Figure 67. AD9705 Dual-Tone SFDR




Figure 65. AD9704 Dual-Tone SFDR




Figure 68. AD9706 Single-Tone SFDR




Figure 69. AD9706 Dual-Tone SFDR

TERMINOLOGY

Linearity Error (Integral Nonlinearity or INL)

INL is defined as the maximum deviation of the actual analog output from the ideal output, determined by a straight line drawn from zero to full scale.

Differential Nonlinearity (DNL)

DNL is the measure of the variation in analog value, normalized to full scale, associated with a 1 LSB change in digital input code.

Monotonicity

A digital-to-analog converter is monotonic if the output either increases or remains constant as the digital input increases.

Offset Error

Offset error is the deviation of the output current from the ideal of zero. For IOUTA, 0 mA output is expected when the inputs are all 0s. For IOUTB, 0 mA output is expected when all inputs are set to 1.

Gain Error

Gain error is the difference between the actual and ideal output span. The actual span is determined by the output when all inputs are set to 1, minus the output when all inputs are set to 0. The ideal gain is calculated using the measured VREF. Therefore, the gain error does not include effects of the reference.

Output Compliance Range

Output compliance range is the range of allowable voltage at the output of a current output DAC. Operation beyond the maximum compliance limits can cause either output stage saturation or breakdown, resulting in nonlinear performance.

Temperature Drift

Temperature drift is specified as the maximum change from the ambient (25°C) value to the value at either T_{MIN} or T_{MAX} . For offset and gain drift, the drift is reported in ppm of full-scale range (FSR) per °C. For reference drift, the drift is reported in ppm per °C.

Power Supply Rejection

Power supply rejection is the maximum change in the full-scale output as the supplies are varied from nominal to minimum and maximum specified voltages.

Settling Time

Settling time is the time required for the output to reach and remain within a specified error band about its final value, measured from the start of the output transition.

Glitch Impulse

Asymmetrical switching times in a DAC give rise to undesired output transients that are quantified by a glitch impulse. It is specified as the net area of the glitch in picovolt-seconds (pV-s).

Spurious-Free Dynamic Range (SFDR)

SFDR is the difference, in decibels (dB), between the rms amplitude of the output signal and the peak spurious signal over the specified bandwidth.

Total Harmonic Distortion (THD)

THD is the ratio of the rms sum of the first six harmonic components to the rms value of the measured input signal. It is expressed as a percentage or in decibels (dB).

Multitone Power Ratio

Multitone power ratio is the spurious-free dynamic range containing multiple carrier tones of equal amplitude. It is measured as the difference between the rms amplitude of a carrier tone to the peak spurious signal in the region of a removed tone.

Noise Spectral Density (NSD)

Noise spectral density is the average noise power normalized to a 1 Hz bandwidth, with the DAC converting and producing an output tone.




Figure 70. Basic AC Characterization Test Setup

THEORY OF OPERATION

Figure 71 shows a simplified block diagram of the [AD9707](#). The [AD9704/AD9705/AD9706/AD9707](#) consist of a DAC, digital control logic, and full-scale output current control. The DAC contains a PMOS current source array capable of providing a nominal full-scale current (I_{OUTFS}) of 2 mA and a maximum of 5 mA. The array is divided into 31 equal currents that make up the five most significant bits (MSBs). The next four bits, or middle bits, consist of 15 equal current sources whose value is 1/16 of an MSB current source. The remaining LSBs are binary weighted fractions of the current sources of the middle bits. Implementing the middle and lower bits with current sources, instead of an R-2R ladder, enhances the [AD9704/AD9705/AD9706/AD9707](#) dynamic performance for multitone or low amplitude signals and helps maintain the high output impedance of the DAC (that is, $>200\text{ M}\Omega$).

All of these current sources are switched to one of the two output nodes (IOUTA or IOUTB) via PMOS differential current switches. The switches are based on the architecture pioneered in the [AD9764](#) family, with further refinements made to reduce distortion contributed by the switching transient. This switch architecture also reduces various timing errors and provides matching complementary drive signals to the inputs of the differential current switches.

The analog and digital sections of the [AD9704/AD9705/AD9706/AD9707](#) have separate power supply inputs (AVDD and DVDD) that can operate independently over a 1.7 V to 3.6 V range. The digital section, capable of operating at a rate of up to 175 MSPS, consists of edge-triggered latches and segment decoding logic circuitry. The analog section includes the PMOS current sources, the associated differential switches, a 1.0 V band gap voltage reference, and a reference control amplifier.

The DAC full-scale output current is regulated by the reference control amplifier and can be set from 1 mA to 5 mA via an external resistor, R_{SET} , connected to the full-scale adjust (FS ADJ) pin.

The external resistor, in combination with both the reference control amplifier and voltage reference, V_{REFIO} , sets the reference current, I_{REF} , which is replicated to the segmented current sources with the proper scaling factor. The full-scale current, I_{OUTFS} , is $32 \times I_{REF}$.

The [AD9704/AD9705/AD9706/AD9707](#) provide the option of setting the output common mode to a value other than ACOM via the output common mode (OTCM) pin. This facilitates interfacing the output of the [AD9704/AD9705/AD9706/AD9707](#) directly to components that require common-mode levels greater than 0 V.

SERIAL PERIPHERAL INTERFACE

The [AD9704/AD9705/AD9706/AD9707](#) serial port is a flexible, synchronous serial communications port allowing easy interfacing to many industry-standard microcontrollers and microprocessors. The serial I/O is compatible with most synchronous transfer formats, including the Motorola SPI and Intel® SSR protocols. The interface allows read/write access to all registers that configure the [AD9704/AD9705/AD9706/AD9707](#). Single or multiple byte transfers are supported, as well as MSB first or LSB first transfer formats. The serial interface port of the [AD9704/AD9705/AD9706/AD9707](#) is configured as a single pin I/O. SPI terminal voltages are referenced to ACOM.

General Operation of the Serial Interface

There are two phases to a communication cycle with the [AD9704/AD9705/AD9706/AD9707](#). Phase 1 is the instruction cycle, which is the writing of an instruction byte into the [AD9704/AD9705/AD9706/AD9707](#), coincident with the first eight SCLK rising edges. The instruction byte provides the [AD9704/AD9705/AD9706/AD9707](#) serial port controller with information regarding the data transfer cycle, which is Phase 2 of the communication cycle. The Phase 1 instruction byte defines whether the upcoming data transfer is read or write, the number of bytes in the data transfer, and the starting register address for the first byte of the data transfer.




Figure 71. Simplified Block Diagram

059206-103

A logic high on Pin 17 (PIN/SPI/RESET), followed by a logic low, resets the SPI port timing to the initial state of the instruction cycle. This is true regardless of the present state of the internal registers or the other signal levels present at the inputs to the SPI port. If the SPI port is in the midst of an instruction cycle or a data transfer cycle, none of the present data is written.

The remaining SCLK edges are for Phase 2 of the communication cycle. Phase 2 is the actual data transfer between the [AD9704/AD9705/AD9706/AD9707](#) and the system controller. Phase 2 of the communication cycle is a transfer of one, two, three, or four data bytes, as determined by the instruction byte. Using one multibyte transfer is the preferred method. Single byte data transfers are useful to reduce CPU overhead when register access requires one byte only. Registers change immediately upon writing to the last bit of each transfer byte.

Instruction Byte

The instruction byte contains the information shown in the bit map in Table 13.

Table 13.

MSB				LSB			
7	6	5	4	3	2	1	0
R/W	N1	N0	A4	A3	A2	A1	A0

R/W, Bit 7 of the instruction byte, determines whether a read or a write data transfer occurs after the instruction byte write. Logic 1 indicates a read operation. Logic 0 indicates a write operation. N1 and N0, Bit 6 and Bit 5 of the instruction byte, determine the number of bytes to be transferred during the data transfer cycle. The bit decodes are shown in Table 14.

A4, A3, A2, A1, and A0, which are Bit 4, Bit 3, Bit 2, Bit 1, and Bit 0 of the instruction byte, respectively, determine which register is accessed during the data transfer portion of the communication cycle. For multibyte transfers, this address is the starting byte address. The remaining register addresses are generated by the [AD9704/AD9705/AD9706/AD9707](#), based on the DATADIR bit (Register 0x00, Bit 6).

Table 14. Byte Transfer Count

N1	N0	Description
0	0	Transfer 1 byte
0	1	Transfer 2 bytes
1	0	Transfer 3 bytes
1	1	Transfer 4 bytes

Serial Interface Port Pin Descriptions

SCLK—Serial Clock. The serial clock pin is used to synchronize data to and from the [AD9704/AD9705/AD9706/AD9707](#) and to run the internal state machines. The SCLK maximum frequency is 20 MHz. All data input to the [AD9704/AD9705/AD9706/AD9707](#) is registered on the rising edge of SCLK. All data is driven out of the [AD9704/AD9705/AD9706/AD9707](#) on the falling edge of SCLK.

CSB—Chip Select. Active low input starts and gates a communication cycle. It allows more than one device to be used on the same serial communications lines. The SDIO pin goes to a high impedance state when this input is high. Chip select must stay low during the entire communication cycle.

SDIO—Serial Data I/O. This pin is used as a bidirectional data line to transmit and receive data.

MSB/LSB Transfers

The [AD9704/AD9705/AD9706/AD9707](#) serial port can support both most significant bit (MSB) first or least significant bit (LSB) first data formats. This functionality is controlled by the DATADIR bit (Register 0x00, Bit 6). The default is MSB first (DATADIR = 0).

When DATADIR = 0 (MSB first), the instruction and data bytes must be written from most significant bit to least significant bit. Multibyte data transfers in MSB first format start with an instruction byte that includes the register address of the most significant data byte. Subsequent data bytes should follow in order from high address to low address. In MSB first mode, the serial port internal byte address generator decrements for each data byte of the multibyte communication cycle.

When DATADIR = 1 (LSB first), the instruction and data bytes must be written from least significant bit to most significant bit. Multibyte data transfers in LSB first format start with an instruction byte that includes the register address of the least significant data byte followed by multiple data bytes. The serial port internal byte address generator increments for each byte of the multibyte communication cycle.

The [AD9704/AD9705/AD9706/AD9707](#) serial port controller data address decrements from the data address written toward 0x00 for multibyte I/O operations if the MSB first mode is active. The serial port controller address increments from the data address written toward 0x1F for multibyte I/O operations if the LSB first mode is active.

Notes on Serial Port Operation

The [AD9704/AD9705/AD9706/AD9707](#) serial port configuration is controlled by Register 0x00, Bit 7. It is important to note that the configuration changes immediately upon writing to the last bit of the register. For multibyte transfers, writing to this register can occur during the middle of the communication cycle. Care must be taken to compensate for this new configuration for the remaining bytes of the current communication cycle.

The same considerations apply to setting the software reset, SWRST (Register 0x00, Bit 5). All registers are set to their default values except Register 0x00, which remains unchanged.

Use of single byte transfers is recommended when changing serial port configurations or initiating a software reset to prevent unexpected device behavior.




Figure 72. Serial Register Interface Timing, MSB First Write




Figure 73. Serial Register Interface Timing, MSB First Read




Figure 74. Serial Register Interface Timing, LSB First Write




Figure 75. Serial Register Interface Timing, LSB First Read




Figure 76. Timing Diagram for SPI Register Write




Figure 77. Timing Diagram for SPI Register Read

SPI REGISTER MAP

Table 15.

Mnemonic	Addr	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SPI CTL	0x00	SDIODIR	DATADIR	SWRST	LNGINS	PDN	Sleep	CLKOFF	EXREF
Data	0x02	DATAFMT			DCLKPOL	DESKEW	CLKDIFF		CALCLK
Version	0x0D					VER[3]	VER[2]	VER[1]	VER[0]
CALMEM	0x0E			CALMEM[1]	CALMEM[0]		DIVSEL[2]	DIVSEL[1]	DIVSEL[0]
MEMRDWR	0x0F	CALSTAT	CALEN			SMEMWR	SMEMRD		UNCAL
MEMADDR	0x10			MEMADDR[5]	MEMADDR[4]	MEMADDR[3]	MEMADDR[2]	MEMADDR[1]	MEMADDR[0]
MEMDATA	0x11			MEMDATA[5]	MEMDATA[4]	MEMDATA[3]	MEMDATA[2]	MEMDATA[1]	MEMDATA[0]

SPI REGISTER DESCRIPTIONS

Table 16. SPI CTL—Register 0x00

Mnemonic	Bit No.	Direction (I/O)	Default	Description
SDIODIR	7	I	1	0 = SDIO pin configured for input only during data transfer (4-wire interface). 1 = SDIO pin configured for input or output during data transfer (3-wire interface).
DATADIR	6	I	0	0 = Serial data uses MSB first format. 1 = Serial data uses LSB first format.
SWRST	5	I	0	1 = initiates a software reset; this bit is set to 0 upon reset completion.
LNGINS	4	I	0	0 = uses 1 byte preamble (5 address bits). 1 = uses 2 byte preamble (13 address bits).
PDN	3	I	0	1 = shuts down DAC output current internal band gap reference.
Sleep	2	I	0	1 = DAC output current off.
CLKOFF	1	I	0	1 = disables internal master clock.
EXREF	0	I	0	0 = internal band gap reference. 1 = external reference.

Table 17. Data—Register 0x02

Mnemonic	Bit No.	Direction (I/O)	Default	Description
DATAFMT	7	I	0	0 = unsigned binary input data format 1 = twos complement input data format
DCLKPOL	4	I	0	0 = data latched on DATACLK rising edge always 1 = data latched on DATACLK falling edge (only active in DESKEW mode)
DESKEW	3	I	0	0 = DESKEW mode disabled. 1 = DESKEW mode enabled (adds a register in digital data path to remove skew in received data; one clock cycle of latency is introduced)
CLKDIFF	2	I	0	0 = single-ended clock input 1 = differential clock input
CALCLK	0	I	0	0 = calibration clock disabled 1 = calibration clock enabled

Table 18. Version—Register 0x0D

Mnemonic	Bit No.	Direction (I/O)	Default	Description
VER[3:0]	[3:0]	O	0000	Hardware version identifier

Table 19. CALMEM—Register 0x0E

Mnemonic	Bit No.	Direction (I/O)	Default	Description
CALMEM[1:0]	[5:4]	O	00	Calibration memory 00 = uncalibrated 01 = self-calibration 10 = not used 11 = user input
DIVSEL[2:0]	[2:0]	I	000	Calibration clock divide ratio from DAC clock rate 000 = divide by 256 001 = divide by 128 ... 110 = divide by 4 111 = divide by 2

DAC TRANSFER FUNCTION

The AD9704/AD9705/AD9706/AD9707 provide complementary current outputs, IOUTA and IOUTB. IOUTA provides a near full-scale current output, IOUTFS, when all bits are high (that is, DAC CODE = $2^N - 1$, where N = 8, 10, 12, or 14 for the AD9704, AD9705, AD9706, and AD9707, respectively), while IOUTB, the complementary output, provides no current. The current output appearing at IOUTA and IOUTB is a function of both the input code and IOUTFS and can be expressed as

$$IOUTA = (DAC\ CODE/2^N) \times IOUTFS \quad (1)$$

$$IOUTB = ((2^N - 1) - DAC\ CODE)/2^N \times IOUTFS \quad (2)$$

where DAC CODE = 0 to $2^N - 1$ (that is, decimal representation).

IOUTFS is a function of the reference current, IREF, which is nominally set by a reference voltage, VREFIO, and an external resistor, RSET. It can be expressed as

$$IOUTFS = 32 \times IREF \quad (3)$$

where

$$IREF = VREFIO/RSET \quad (4)$$

The two current outputs typically drive a resistive load directly or via a transformer. If dc coupling is required, IOUTA and IOUTB should be connected to matching resistive loads (RLOAD) that are tied to analog common (ACOM). The single-ended voltage output appearing at the IOUTA and IOUTB nodes is

$$V_{IOUTA} = IOUTA \times RLOAD \quad (5)$$

$$V_{IOUTB} = IOUTB \times RLOAD \quad (6)$$

To achieve the maximum output compliance of 1 V at the nominal 2 mA output current, RLOAD must be set to 500 Ω.

Also, the full-scale value of V_{IOUTA} and V_{IOUTB} must not exceed the specified output compliance range to maintain specified distortion and linearity performance.

$$V_{DIFF} = (IOUTA - IOUTB) \times RLOAD \quad (7)$$

Substituting the values of IOUTA, IOUTB, IREF, and V_{DIFF} can be expressed as

$$V_{DIFF} = \{(2 \times DAC\ CODE - (2^N - 1))/2^N\} \times (32 \times VREFIO/RSET) \times RLOAD \quad (8)$$

Equation 7 and Equation 8 highlight some of the advantages of operating the AD9704/AD9705/AD9706/AD9707 differentially. First, the differential operation helps cancel common-mode error sources associated with IOUTA and IOUTB, such as noise, distortion, and dc offsets. Second, the differential code dependent current and subsequent voltage, V_{DIFF}, is twice the value of the single-ended voltage output (that is, V_{IOUTA} or V_{IOUTB}), thus providing twice the signal power to the load.

The gain drift temperature performance for a single-ended output (V_{IOUTA} and V_{IOUTB}) or the differential output (V_{DIFF}) of the AD9704/AD9705/AD9706/AD9707 can be enhanced by selecting temperature tracking resistors for RLOAD and RSET, because of their ratiometric relationship, as shown in Equation 8.

ANALOG OUTPUTS

The complementary current outputs in each DAC, IOUTA, and IOUTB can be configured for single-ended or differential operation. IOUTA and IOUTB can be converted into complementary single-ended voltage outputs, V_{IOUTA} and V_{IOUTB}, via a load resistor, RLOAD, as described in the DAC Transfer Function section by Equation 5 through Equation 8. The differential voltage, V_{DIFF}, existing between V_{IOUTA} and V_{IOUTB}, can also be converted to a single-ended voltage via a transformer or a differential amplifier configuration. The ac performance of the AD9704/AD9705/AD9706/AD9707 is optimum and is specified using a differential transformer-coupled output in which the voltage swing at IOUTA and IOUTB is limited to ±0.5 V.

The distortion and noise performance of the AD9704/AD9705/AD9706/AD9707 can be enhanced when it is configured for differential operation. The common-mode error sources of both IOUTA and IOUTB can be significantly reduced by the common-mode rejection of a transformer or differential amplifier. These common-mode error sources include even-order distortion products and noise. The enhancement in distortion performance becomes more significant as the frequency content of the reconstructed waveform increases and/or its amplitude increases. This is due to the first-order cancellation of various dynamic common-mode distortion mechanisms, digital feedthrough, and noise.

Performing a differential-to-single-ended conversion via a transformer also provides the ability to deliver twice the reconstructed signal power to the load (assuming no source termination). Because the output currents of IOUTA and IOUTB are complementary, they become additive when processed differentially.

When the AD9704/AD9705/AD9706/AD9707 is being used at its nominal operating point of 2 mA output current and 0.5 V output swing is desired, RLOAD must be set to 250 Ω. A properly selected transformer allows the AD9704/AD9705/AD9706/AD9707 to provide the required power and voltage levels to different loads.

The output impedance of IOUTA and IOUTB is determined by the equivalent parallel combination of the PMOS switches associated with the current sources and is typically 200 MΩ in parallel with 5 pF. It is also slightly dependent on the output voltage (that is, V_{IOUTA} and V_{IOUTB}) due to the nature of a PMOS device. As a result, maintaining IOUTA and/or IOUTB at a virtual ground via an I-V op amp configuration results in the optimum dc linearity. Note that the INL/DNL specifications for the AD9704/AD9705/AD9706/AD9707 are measured with IOUTA maintained at a virtual ground via an op amp.

IOUTA and IOUTB also have a negative and positive voltage compliance range that must be adhered to in order to achieve optimum performance. The absolute maximum negative output compliance range of -1 V is set by the breakdown limits of the CMOS process. Operation beyond this maximum limit can result in a breakdown of the output stage and affect the reliability of the AD9704/AD9705/AD9706/AD9707.

The positive output compliance range is slightly dependent on the full-scale output current, I_{OUTFS} . It degrades slightly from its nominal 1.0 V for an $I_{OUTFS} = 2$ mA to 0.8 V for an $I_{OUTFS} = 1$ mA. The optimum distortion performance for a single-ended or differential output is achieved when the maximum full-scale signal at IOUTA and IOUTB does not exceed 0.5 V.

ADJUSTABLE OUTPUT COMMON MODE

The AD9704/AD9705/AD9706/AD9707 provide the ability to set the output common mode to a value other than ACOM via Pin 19 (OTCM). This extends the compliance range of the outputs and facilitates interfacing the output of the AD9704/AD9705/AD9706/AD9707 to components that require common-mode levels other than 0 V. The OTCM pin demands dynamically changing current and should be driven by a low source impedance to prevent a common-mode signal from appearing on the DAC outputs. The OTCM pin also serves to change the DAC bias voltages in the parts, allowing them to run at higher dc output bias voltages. When running the bias voltage below 0.9 V and an AVDD of 3.3 V, the parts perform optimally when the OTCM pin is tied to ground. When the dc bias increases above 0.9 V, set the OTCM pin at 0.5 V for optimal performance. Keep the maximum dc bias on the DAC output at or below 1.2 V when the supply is 3.3 V. When the supply is 1.8 V, keep the dc bias close to 0 V and connect the OTCM pin directly to ground. Note that setting OTCM to a voltage greater than ACOM allows the peak of the output signal to be closer to the positive supply rail. To prevent distortion in the output signal due to limited available headroom, the common-mode level must be chosen such that the following expression is satisfied:

$$AVDD - V_{OTCM} > 1.8 \text{ V} \quad (9)$$

DIGITAL INPUTS

The AD9707, AD9706, AD9705, and AD9704 have data inputs of 14, 12, 10, and 8 bits, respectively, and each has a clock input. The parallel data inputs can follow standard positive binary or twos complement coding. IOUTA produces a full-scale output current when all data bits are at Logic 1. IOUTB produces a complementary output with the full-scale current split between the two outputs as a function of the input code.




Figure 79. Equivalent Digital Input

The digital interface is implemented using an edge-triggered master/slave latch. The DAC output updates on the rising edge of the clock and is designed to support a clock rate as high as 175 MSPS. The clock can be operated at any duty cycle that meets the specified latch pulse width. The setup and hold times can also be varied within the clock cycle, as long as the specified minimum times are met, although the location of these transition edges may affect digital feedthrough and distortion performance. Best performance is typically achieved when the input data transitions on the falling edge of a 50% duty cycle clock.

Deskew Mode

The AD9704/AD9705/AD9706/AD9707 provides an optional deskew mode. Turning on the deskew mode can improve the skew glitch behavior of the DAC. With the deskew mode enabled, a one CLK+/CLK– clock cycle register delay is added to the digital input path. By default, the DESKEW bit in the data register (0x02) is set to 0, disabling the deskew mode.

CLOCK INPUT

A configurable clock input allows the device to be operated in a single-ended or a differential clock mode. The mode selection can be controlled either by the CMODE pin, if the device is in pin mode; or through Register 0x02, Bit 2 (CLKDIFF) of the SPI registers, if the SPI is enabled. Connecting CMODE to CLKCOM selects the single-ended clock input. In this mode, the CLK+ input is driven with rail-to-rail swings, and the CLK– input is left floating. If CMODE is connected to CLKVDD, the differential receiver mode is selected. In this mode, both inputs are high impedance. Table 24 gives a summary of clock mode control. There is no significant performance difference between the clock input modes.

Table 24. Clock Mode Selection

SPI Disabled, CMODE Pin	SPI Enabled, Register 0x02, Bit 2	Clock Input Mode
CLKCOM	0	Single ended
CLKVDD	1	Differential

In differential input mode, the clock input functions as a high impedance differential pair. The common-mode level of the CLK+ and CLK– inputs can vary from 0.75 V to 2.25 V, and the differential voltage can be as low as 0.5 V p-p. This mode can be used to drive the clock with a differential sine wave because the high gain bandwidth of the differential inputs converts the sine wave into a single-ended square wave internally.

DAC TIMING

Input Clock and Data Timing Relationship

Dynamic performance in a DAC is dependent on the relationship between the position of the clock edges and the time at which the input data changes. To achieve the DAC performance specified in this data sheet, data input (DB) and clock (CLK+/CLK–) must meet the setup and hold time requirements specified in the relevant digital specifications.

POWER DISSIPATION

The power dissipation, P_D , of the AD9704/AD9705/AD9706/AD9707 is dependent on several factors that include

- The power supply voltages (AVDD, CLKVDD, and DVDD)
- The full-scale current output, I_{OUTFS}
- The update rate, f_{CLOCK}
- The reconstructed digital input waveform

Power dissipation is directly proportional to the analog supply current, I_{AVDD} , and the digital supply current, I_{DVDD} . I_{AVDD} is equal to a fixed current plus I_{OUTFS} , as shown in Figure 80. I_{DVDD} is proportional to f_{CLOCK} and increases with increasing analog output frequencies. Figure 82 shows I_{DVDD} as a function of full-scale sine wave output ratios (f_{OUT}/f_{CLOCK}) for various update rates with DVDD = 3.3 V. I_{CLKVDD} is directly proportional to f_{CLOCK} and is higher for differential clock operation than for single-ended operation, as shown in Figure 84. This difference in clock current is due primarily to the differential clock receiver, which is disabled in single-ended clock mode.




Figure 80. I_{AVDD} vs. I_{OUTFS} at AVDD = 3.3 V




Figure 81. I_{AVDD} vs. I_{OUTFS} at AVDD = 1.8 V




Figure 82. I_{DVDD} vs. f_{OUT}/f_{CLOCK} Ratio at DVDD = 3.3 V




Figure 83. I_{DVDD} vs. f_{OUT}/f_{CLOCK} Ratio at DVDD = 1.8 V





Figure 84. I_{CLKVDD} vs. f_{CLOCK} at CLKVDD = 3.3 V

Figure 85. I_{CLKVDD} vs. f_{CLOCK} (Differential Clock Mode) at $CLKVDD = 1.8\text{ V}$

Sleep Operation (Pin Mode)

The AD9704/AD9705/AD9706/AD9707 have a sleep mode that turns off the output current and reduces the total power consumed by the device. This mode is activated by applying a Logic 1 to the SLEEP/CSB pin. The SLEEP/CSB pin logic threshold is equal to $0.5 \times DVDD$. This digital input also contains an active pull-down circuit.

The AD9704/AD9705/AD9706/AD9707 take less than 50 ns to power down and approximately 5 μ s to power back up, when 3.3 V AVDD is used.

Sleep and Power-Down Operation (SPI Mode)



The AD9704/AD9705/AD9706/AD9707 offer three power-down functions that can be controlled through the SPI. These power-down modes can be used to minimize the power dissipation of the device. The power-down functions are controlled through Register 0x00, Bit 1 to Bit 3, of the SPI registers. Table 25 summarizes the power-down functions that can be controlled through the SPI. The power-down mode can be enabled by writing a Logic 1 to the corresponding bit in Register 0x00.

Table 25. Power-Down Mode Selection

Power-Down Mode	(Reg. 0x00) Bit Number	Functional Description
Clock Off	1	Turn off clock
Sleep	2	Turn off output current
Power Down	3	Turn off output current and internal band gap reference

SELF-CALIBRATION

The AD9704/AD9705/AD9706/AD9707 have a self-calibration feature that improves the DNL of the device. Performing a self-calibration on the device improves device performance in low frequency applications. The device performance in applications where the analog output frequencies are above 1 MHz are generally influenced more by dynamic device behavior than by DNL, and in these cases, self-calibration is unlikely to provide any benefits for single-tones, as shown in Figure 86. Figure 87 shows that self-calibration is helpful up to 20 MHz for two-tone IMD spaced 10 kHz apart.

Figure 86. AD9707 SFDR vs. f_{OUT} at 175 MSPS and $I_{OUTFS} = 2\text{ mA}$ Figure 87. IMD vs. Lower f_{OUT} at 175 MSPS and $I_{OUTFS} = 2\text{ mA}$

The calibration clock frequency is equal to the DAC clock divided by the division factor chosen by the DIVSEL value. The frequency of the calibration clock must be set to under 10 MHz for reliable calibrations. Best results are obtained by setting DIVSEL[2:0] (Register 0x0E, Bit 2 to Bit 0) to produce the lowest frequency calibration clock frequency that the system requirements of the user allows.

To perform a device self-calibration, use the following procedure:

- 1 Enable the calibration clock by setting the CALCLK bit (Register 0x02, Bit 0).
- 2 Enable self-calibration by writing 0x40 to Register 0x0F.
- 3 Wait approximately 4500 calibration clock cycles. Each calibration clock cycle is between 2 DAC clock cycles and 256 DAC clock cycles, depending on the value of DIVSEL[2:0].
- 4 Check if the self-calibration has completed by reading the CALSTAT bit (Register 0x0F, Bit 7). A Logic 1 indicates the calibration has completed.
- 5 When the self-calibration has completed, write 0x00 to Register 0x0F.
- 6 Disable the calibration clock by clearing the CALCLK bit (Register 0x02, Bit 0).

The AD9704/AD9705/AD9706/AD9707 devices allow reading and writing of the calibration coefficients. There are 33 coefficients in total. The read/write feature of the coefficients can be useful for improving the results of the self-calibration routine by averaging the results of several calibration results and loading the averaged results back into the device. The reading and writing routines follow.

To read the calibration coefficients to the device:

1. Enable the calibration clock by setting the CALCLK bit (Register 0x02, Bit 0).
2. Write the address of the first coefficient (0x00) to Register 0x10.
3. Set the SMEMRD bit (Register 0x0F, Bit 2) by writing 0x04 to Register 0x0F.
4. Wait at least 160 CLK+/CLK– clock cycles.
5. Read the value of the first coefficient by reading the contents of Register 0x11.
6. Clear the SMEMRD bit by writing 0x00 to Register 0x0F.
7. Repeat Step 2 through Step 6 for each of the remaining 32 coefficients by incrementing the address by one for each read.
8. Disable the calibration clock by clearing the CALCLK Bit (Register 0x02, Bit 0).

To write the calibration coefficients to the device:

1. Enable the calibration clock by setting the CALCLK bit (Register 0x02, Bit 0).
2. Set the SMEMWR bit (Register 0x0F, Bit 3) by writing 0x08 to Register 0x0F.
3. Write the address of the first coefficient (0x00) to Register 0x10.
4. Write the value of the first coefficient to Register 0x11.
5. Wait at least 160 CLK+/CLK– clock cycles
6. Repeat Step 3 through Step 5 for each of the remaining 32 coefficients by incrementing the address by one for each write.
7. Clear the SMEMWR bit by writing 0x00 to Register 0x0F.
8. Disable the calibration clock by clearing the CALCLK bit (Register 0x02, Bit 0).

APPLICATIONS INFORMATION

OUTPUT CONFIGURATIONS

The following sections illustrate some typical output configurations for the [AD9704/AD9705/AD9706/AD9707](#). Unless otherwise noted, it is assumed that I_{OUTFS} is set to a nominal 2 mA. For applications requiring the optimum dynamic performance, a differential output configuration is suggested. A differential output configuration can consist of either an RF transformer or a differential op amp configuration. The transformer configuration provides the optimum high frequency performance and is recommended for any application that allows ac coupling. The differential op amp configuration is suitable for applications requiring dc coupling, signal gain, and/or a low output impedance.

A single-ended output is suitable for applications where low cost and low power consumption are primary concerns.

DIFFERENTIAL COUPLING USING A TRANSFORMER

An RF transformer can be used to perform a differential-to-single-ended signal conversion, as shown in Figure 88. The distortion performance of a transformer typically exceeds that available from standard op amps, particularly at higher frequencies. Transformer coupling provides excellent rejection of common-mode distortion (that is, even-order harmonics) over a wide frequency range. It also provides electrical isolation and can deliver voltage gain without adding noise. Transformers with different impedance ratios can also be used for impedance matching purposes. The main disadvantages of transformer coupling are the low frequency roll-off, lack of power gain, and the higher output impedance.




Figure 88. Differential Output Using a Transformer

The center tap on the primary side of the transformer must be connected to a voltage that keeps the voltages on IOUTA and IOUTB within the output common voltage range of the device. Note that the dc component of the DAC output current is equal to $I_{FS}/2$ and flows out of both IOUTA and IOUTB. The center tap of the transformer should provide a path for this dc current. In many applications, AGND provides the most convenient voltage for the transformer center tap. The complementary voltages appearing at IOUTA and IOUTB (that is, V_{IOUTA} and V_{IOUTB}) swing symmetrically around AGND and should be maintained with the specified output compliance range of the [AD9704/AD9705/AD9706/AD9707](#).

A differential resistor, R_{DIFF} , can be inserted in applications where the output of the transformer is connected to the load, R_{LOAD} , via a passive reconstruction filter or cable. R_{DIFF} , as reflected by the transformer, is chosen to provide a source termination that results in a low VSWR. Note that approximately half the signal power is dissipated across R_{DIFF} .

SINGLE-ENDED BUFFERED OUTPUT USING AN OP AMP

An op amp, such as the [ADA4899-1](#), can be used to perform a single-ended current-to-voltage conversion, as shown in Figure 89. The [AD9704/AD9705/AD9706/AD9707](#) are configured with a pair of series resistors, R_S , off each output. The feedback resistor, R_{FB} , determines the peak signal swing by the following formula:

$$V_{OUT} = R_{FB} \times \frac{I_{FS}}{2}$$

The common-mode voltage of the output is determined by the following formula:

$$V_{CM} = V_{REF} \times \left(1 + \frac{R_{FB}}{R_B}\right) - V_{OUT}$$

The maximum and minimum voltages out of the amplifier are, respectively, the following:

$$V_{MAX} = V_{REF} \times \left(1 + \frac{R_{FB}}{R_B}\right)$$

$$V_{MIN} = V_{MAX} - I_{FS} \times R_{FB}$$




Figure 89. Single-Supply Single-Ended Buffer

DIFFERENTIAL BUFFERED OUTPUT USING AN OP AMP

A dual op amp (see the circuit shown in Figure 90) can be used in a differential version of the single-ended buffer shown in Figure 89. The same R-C network is used to form a 1-pole differential, low-pass filter to isolate the op amp inputs from the high frequency images produced by the DAC outputs. The feedback resistors, R_{FB} , determine the peak signal swing by the following formula:

$$V_{OUT} = R_{FB} \times I_{FS}$$

The common-mode voltage of the output is determined by the following formula:

$$V_{CM} = V_{MAX} - \frac{V_{OUT}}{2}$$

The maximum and minimum voltages out of the amplifier are, respectively, the following:

$$V_{MAX} = V_{REF} \times \left(1 + \frac{R_{FB}}{R_B}\right)$$

$$V_{MIN} = V_{MAX} - V_{OUT}$$





Figure 90. Single-Supply Differential Buffer

EVALUATION BOARD

The AD9704/AD9705/AD9706/AD9707 evaluation board connects to the Analog Devices DAC pattern generator (DPG) to allow for quick evaluation. The DPG generates Analog Devices provided and user created digital vectors that are input into the AD9704/AD9705/AD9706/AD9707 at speed. A software suite provided with the evaluation board allows the user to program the registers in the product and the DPG. The AD9704/AD9705/AD9706/AD9707 evaluation board is powered from a PC USB port that also provides the AD9704/AD9705/AD9706/AD9707 SPI port interface.

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-VHHD-2

Figure 91. 32-Lead Lead Frame Chip Scale Package [LFCSP_VQ]
 5 mm x 5 mm, Very Thin Quad
 (CP-32-2)
 Dimensions shown in millimeters

05-25-2011-A

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
AD9704BCPZ	–40°C to +85°C	32-Lead Lead Frame Chip Scale Package [LFCSP_VQ]	CP-32-2
AD9704BCPZRL7	–40°C to +85°C	32-Lead Lead Frame Chip Scale Package [LFCSP_VQ]	CP-32-2
AD9704-DPG2-EBZ		Evaluation Board	
AD9705BCPZ	–40°C to +85°C	32-Lead Lead Frame Chip Scale Package [LFCSP_VQ]	CP-32-2
AD9705BCPZRL7	–40°C to +85°C	32-Lead Lead Frame Chip Scale Package [LFCSP_VQ]	CP-32-2
AD9705-DPG2-EBZ		Evaluation Board	
AD9706BCPZ	–40°C to +85°C	32-Lead Lead Frame Chip Scale Package [LFCSP_VQ]	CP-32-2
AD9706BCPZRL7	–40°C to +85°C	32-Lead Lead Frame Chip Scale Package [LFCSP_VQ]	CP-32-2
AD9706-DPG2-EBZ		Evaluation Board	
AD9707BCPZ	–40°C to +85°C	32-Lead Lead Frame Chip Scale Package [LFCSP_VQ]	CP-32-2
AD9707BCPZRL	–40°C to +85°C	32-Lead Lead Frame Chip Scale Package [LFCSP_VQ]	CP-32-2
AD9707BCPZRL7	–40°C to +85°C	32-Lead Lead Frame Chip Scale Package [LFCSP_VQ]	CP-32-2
AD9707-DPG2-EBZ		Evaluation Board	

¹ Z = RoHS Compliant Part.

NOTES

NOTES