Floating Bootstrap or Ground-Reference **D PACKAGE High-Side Driver** (TOP VIEW) **Adaptive Dead-Time Control** ENABLE ☐ BOOT 50-ns Max Rise/Fall Times and 100-ns Max 13 IN \square □ NC Propagation Delay – 3.3-nF Load CROWBAR I 3 12 ☐ HIGHDR 11 NC \square **Ideal for High-Current Single or Multiphase** SYNC I 10 LOWDR **Power Supplies** □ NC DT \square 9 2.4-A Typical Peak Output Current □ V_{CC} PGND □ 8 4.5-V to 15-V Supply Voltage Range **PWP PACKAGE Internal Schottky Bootstrap Diode** (TOP VIEW) **SYNC Control for Synchronous or Nonsynchronous Operation** ENABLE ___ 10 ☐ BOOT IN \square 2Γ **1**13 □□ NC **CROWBAR for OVP, Protects Against** 3 12 CROWBAR ___ **Faulted High-Side Power FETs** NC \square 4 Thermal 11 TT BOOTLO Low Supply Current....3-mA Typical Pad 5 I_{10} SYNC I □ LOWDR -40°C to 125°C Operating Virtual Junction

NC - No internal connection

DT \square

PGND [

61

9

8

□ NC

description

Packages

Temperature Range

Available in SOIC and TSSOP PowerPAD

The TPS2830 and TPS2831 are MOSFET drivers for synchronous-buck power stages. These devices are ideal for designing a high-performance power supply using switching controllers that do not have MOSFET drivers. The drivers are designed to deliver 2.4-A peak currents into large capacitive loads. The high-side driver can be configured as a ground-reference driver or as a floating bootstrap driver. An adaptive dead-time control circuit eliminates shoot-through currents through the main power FETs during switching transitions, providing higher efficiency for the buck regulator. The TPS2830/31 drivers have additional control functions: ENABLE, SYNC, and CROWBAR. Both drivers are off when ENABLE is low. The driver is configured as a nonsynchronous-buck driver, disabling the low side driver when SYNC is low. The CROWBAR function turns on the low-side power FET, overriding the IN signal, for over-voltage protection against faulted high-side power FETs.

The TPS2830 has a noninverting input. The TPS2831 has an inverting input. The TPS2830/31 drivers are available in 14-terminal SOIC and thermally-enhanced TSSOP PowerPAD™ packages, and operate over a virtual junction temperature range of -40°C to 125°C.

Related Synchronous MOSFET Drivers

| DEVICE NAME | ADDITIONAL FEATURES | INPUTS | | |
|-------------|-------------------------------|--------|-------------|--|
| TPS2832 | MANO ENIARI E OVAIO I OROMBAR | 01400 | Noninverted | |
| TPS2833 | W/O ENABLE, SYNC, and CROWBAR | CMOS | Inverted | |
| TPS2834 | ENABLE OVALO LODOVADAD | | Noninverted | |
| TPS2835 | ENABLE, SYNC, and CROWBAR | TTL | Inverted | |
| TPS2836 | MANO ENIARI E OVAIO I OROMBAR | | Noninverted | |
| TPS2837 | W/O ENABLE, SYNC, and CROWBAR | TTL | Inverted | |



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments Incorporated




AVAILABLE OPTIONS

| | PACKAGED DEVICES | | | |
|----------------|----------------------|--------------------------|--|--|
| TJ | SOIC (D) | TSSOP (PWP) | | |
| -40°C to 125°C | TPS2830D TPS2831D | TPS2830PWP TPS2831PWP | | |

The D and PWP packages are available taped and reeled. Add R suffix to device type (e.g., TPS2830DR)

functional block diagram





Terminal Functions

| TERMII | TERMINAL | | DECODINE | | | |
|----------|----------|-----|--|--|--|--|
| NAME NO. | | 1/0 | DESCRIPTION | | | |
| BOOT | 14 | Ι | Bootstrap terminal. A ceramic capacitor is connected between BOOT and BOOTLO terminals to develop the floating bootstrap voltage for the high-side MOSFET. The capacitor value is typically between 0.1 μ F and 1 μ F. A 1-M Ω resistor should be connected across the bootstrap capacitor to provide a discharge path when the driver has been powered down. | | | |
| BOOTLO | 11 | 0 | This terminal connects to the junction of the high-side and low-side MOSFETs. | | | |
| CROWBAR | 3 | I | CROWBAR can to be driven by an external OVP circuit to protect against a short across the high-side MOSFET. If CROWBAR is driven low, the low-side driver will be turned on and the high-side driver will be turned off, independent of the status of all other control terminals. | | | |
| DT | 6 | I | Dead-time control terminal. Connect DT to the junction of the high-side and low-side MOSFETs. | | | |
| ENABLE | 1 | I | If ENABLE is low, both drivers are off. | | | |
| HIGHDR | 12 | 0 | Output drive for the high-side power MOSFET | | | |
| IN | 2 | I | Input signal to the MOSFET drivers (noninverting input for the TPS2830; inverting input for the TPS2831). | | | |
| LOWDR | 10 | 0 | Output drive for the low-side power MOSFET | | | |
| NC | 4, 9, 13 | | No internal connection | | | |
| PGND | 7 | | Power ground. Connect to the FET power ground | | | |
| SYNC | 5 | I | Synchronous Rectifier Enable terminal. If SYNC is low, the low-side driver is always off; If SYNC is high, the low-side driver provides gate drive to the low-side MOSFET. | | | |
| VCC | 8 | I | Input supply. Recommended that a 1-μF capacitor be connected from V _{CC} to PGND. | | | |

detailed description

low-side driver

The low-side driver is designed to drive low Rds(on) N-channel MOSFETs. The current rating of the driver is 2 A, source and sink.

high-side driver

The high-side driver is designed to drive low Rds(on) N-channel MOSFETs. The current rating of the driver is 2 A, source and sink. The high-side driver can be configured as a GND-reference driver or as a floating bootstrap driver. The internal bootstrap diode is a Schottky, for improved drive efficiency. The maximum voltage that can be applied from BOOT to ground is 30 V.

dead-time (DT) control[†]

Dead-time control prevents shoot through current from flowing through the main power FETs during switching transitions by controlling the turn-on times of the MOSFET drivers. The high-side driver is not allowed to turn on until the gate drive voltage to the low-side FET is low, and the low-side driver is not allowed to turn on until the voltage at the junction of the power FETs (Vdrain) is low; the DT terminal connects to the junction of the power FETs.

ENABLE†

The ENABLE terminal enables the drivers. When enable is low, the output drivers are low.

IN†

The IN terminal is the input control signal for the drivers. The TPS2830 has a noninverting input; the TPS2831 has an inverting input.

†High-level input voltages on ENABLE, SYNC, CROWBAR, IN, and DT must be greater than or equal to 0.7V_{CC}.



SLVS196C - JANUARY1999 - REVISED JANUARY 2001

detailed description (continued)

SYNC†

The SYNC terminal controls whether the drivers operate in synchronous or nonsynchronous mode. In synchronous mode, the low-side FET is operated as a synchronous rectifier. In nonsynchronous mode, the low-side FET is always off.

CROWBAR†

The CROWBAR terminal overrides the normal operation of the driver. When the CROWBAR terminal is low, the low-side FET turns on to act as a clamp, protecting the output voltage of the dc/dc converter against over voltages due to a short across the high-side FET. VIN should be fused to protect the low-side FET.

absolute maximum ratings over operating free-air temperature (unless otherwise noted)

| Supply voltage range, V _{CC} (see Note 1) | 0.3 V to 16 V |
|--|------------------------------|
| Input voltage range: BOOT to PGND (high-side driver ON) | 0.3 V to 30 V |
| BOOTLO to PGND | 0.3 V to 16 V |
| BOOT to BOOTLO | 0.3 V to 16 V |
| ENABLE, SYNC, and CROWBAR (see Note 2) | 0.3 V to 16 V |
| IN (see Note 2) | 0.3 V to 16 V |
| DT (see Note 2) | 0.3 V to 30 V |
| Continuous total power dissipation | See Dissipation Rating Table |
| Operating virtual junction temperature range, T _J | –40°C to 125°C |
| Storage temperature range, T _{sta} | –65°C to 150°C |
| Lead temperature soldering 1,6 mm (1/16 inch) from case for 10 seconds | |

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. Unless otherwise specified, all voltages are with respect to PGND.

DISSIPATION RATING TABLE

| PACKAGE | $T_{\mbox{A}} \le 25^{\circ} \mbox{C}$ | DERATING FACTOR | T _A = 70°C | T _A = 85°C |
|---------------------|--|-----------------|-----------------------|-----------------------|
| PWP with solder§ | 2668 | 26.68 mW/°C | 1467 | 1067 |
| PWP without solder§ | 1024 | 10.24 mW/°C | 563 | 409 |
| D | 749 | 7.49 mW/°C | 412 | 300 |

JUNCTION-CASE THERMAL RESISTANCE TABLE

| PWP | Junction-case thermal resistance | 2.07 °C/W |
|-----|----------------------------------|-----------|
| | | |

[§] Test Board Conditions:

- 1. Thickness: 0.062"
- 2. 3" × 3" (for packages <27 mm long)
- 3. $4'' \times 4''$ (for packages >27 mm long)
- 4. 2 oz copper traces located on the top of the board (0.071 mm thick)
- 5. Copper areas located on the top and bottom of the PCB for soldering
- 6. Power and ground planes, 1 oz copper (0.036 mm thick)
- 7. Thermal vias, 0.33 mm diameter, 1.5 mm pitch
- 8. Thermal isolation of power plane

For more information, refer to TI technical brief, literature number SLMA002.

†High-level input voltages on ENABLE, SYNC, CROWBAR, IN, and DT must be greater than or equal to 0.7V_{CC}.



^{2.} High-level input voltages on the ENABLE, SYNC, CROWBAR, IN, and DT terminals must be greater than or equal to 0.7V_{CC}.

SLVS196C - JANUARY1999 - REVISED JANUARY 2001

recommended operating conditions

| | | MIN | NOM MAX | UNIT |
|-----------------|--------------|-----|---------|------|
| Supply voltage, | Vcc | 4.5 | 15 | V |
| Input voltage | BOOT to PGND | 4.5 | 28 | V |

electrical characteristics over recommended operating virtual junction temperature range, V_{CC} = 6.5 V, ENABLE = High, C_L = 3.3 nF (unless otherwise noted)

supply current

| | PARAMETER | | TEST CONDITIONS | S | MIN | TYP | MAX | UNIT |
|-----|----------------------|---|--|--|-----|-----|-----|------|
| VCC | Supply voltage range | | | | 4.5 | | 15 | V |
| Vcc | | VENABLE = LOW, | V _{CC} =15 V | | | | 100 | μΑ |
| | | V _{ENABLE} = HIGH, | V _{CC} =15 V | | | 0.1 | | |
| | 0.2 | VENABLE = HIGH, BOOTLO grounded, See Note 3 | V _{CC} =12 V, C _{HIGHDR} = 50 pF, | $f_{SWX} = 200 \text{ kHz},$ $C_{LOWDR} = 50 \text{ pF},$ | | 3 | | mA |

NOTE 3: Ensured by design, not production tested.

output drivers

| | PARAMETE | २ | TEST CONDIT | TIONS | MIN | TYP | MAX | UNIT | |
|--------------|------------------------------------|--|---|-------------------------------|-----|-----|-----|------|--|
| | | Duty cycle < 2%, | V _{BOOT} - V _{BOOTLO} = 4.5 V | , V _{HIGHDR} = 4 V | 0.7 | 1.1 | | | |
| | High-side sink (see Note 4) | t _{pw} < 100 μs | VBOOT - VBOOTLO = 6.5 V | , VHIGHDR = 5 V | 1.1 | 1.5 | | А | |
| | (500 14010 4) | (see Note 3) | VBOOT - VBOOTLO = 12 V, | VHIGHDR = 10.5 V | 2 | 2.4 | | | |
| | High-side | Duty cycle < 2%, | VBOOT - VBOOTLO = 4.5 V | , VHIGHDR = 0.5V | 1.2 | 1.4 | | | |
| | source | t _{pw} < 100 μs | VBOOT - VBOOTLO = 6.5 V | , V _{HIGHDR} = 1.5 V | 1.3 | 1.6 | | Α | |
| Peak output- | (see Note 4) | (see Note 3) | VBOOT - VBOOTLO = 12 V, | VHIGHDR = 1.5 V | 2.3 | 2.7 | | | |
| current | | Duty cycle < 2%, | $V_{CC} = 4.5 \text{ V},$ | V _{LOWDR} = 4 V | 1.3 | 1.8 | | | |
| | Low-side sink (see Note 4) | t _{pw} < 100 μs | $V_{CC} = 6.5 \text{ V},$ | V _{LOWDR} = 5 V | 2 | 2.5 | | Α | |
| | (666 11616 1) | (see Note 3) | $V_{CC} = 12 V$, | $V_{LOWDR} = 10.5 V$ | 3 | 3.5 | | | |
| | Low-side source (see Note 4) | Duty cycle < 2%, t _{pw} < 100 μs (see Note 3) | $V_{CC} = 4.5 \text{ V},$ | $V_{LOWDR} = 0.5V$ | 1.4 | 1.7 | | А | |
| | | | $V_{CC} = 6.5 \text{ V},$ | $V_{LOWDR} = 1.5 V$ | 2 | 2.4 | | | |
| | | | $V_{CC} = 12 V$, | V _{LOWDR} = 1.5 V | 2.5 | 3 | | | |
| | High-side sink (see Note 4) | | VBOOT - VBOOTLO = 4.5 V | , VHIGHDR = 0.5 V | | | 5 | - | |
| | | | $V_{BOOT} - V_{BOOTLO} = 6.5 V$ | , V _{HIGHDR} = 0.5 V | | | 5 | | |
| | | | $V_{BOOT} - V_{BOOTLO} = 12 \text{ V},$ | V _{HIGHDR} = 0.5 V | | | 5 | | |
| | | | $V_{BOOT} - V_{BOOTLO} = 4.5 \text{ V}$ | , VHIGHDR = 4 V | | | 75 | | |
| | High-side source | (see Note 4) | VBOOT - VBOOTLO = 6.5 V | , VHIGHDR = 6 V | | | 75 | Ω | |
| Output | | | VBOOT - VBOOTLO = 12 V, | VHIGHDR =11.5 V | | | 75 | | |
| resistance | | | V _{DRV} = 4.5 V, | $V_{LOWDR} = 0.5 V$ | | | 9 | | |
| | Low-side sink (se | ee Note 4) | V _{DRV} = 6.5 V | $V_{LOWDR} = 0.5 V$ | | | 7.5 | Ω | |
| | | | V _{DRV} = 12 V, | $V_{LOWDR} = 0.5 V$ | | | 6 | | |
| | | | V _{DRV} = 4.5 V, | V _{LOWDR} = 4 V | | | 75 | | |
| | Low-side source | (see Note 4) | V _{DRV} = 6.5 V, | V _{LOWDR} = 6 V | | | 75 | Ω | |
| | | | V _{DRV} = 12 V, | V _{LOWDR} = 11.5 V | | | 75 | | |

NOTES: 3. Ensured by design, not production tested.

^{4.} The pullup/pulldown circuits of the drivers are bipolar and MOSFET transistors in parallel. The peak output current rating is the combined current from the bipolar and MOSFET transistors. The output resistance is the Rds(on) of the MOSFET transistor when the voltage on the driver output is less than the saturation voltage of the bipolar transistor.



SLVS196C - JANUARY1999 - REVISED JANUARY 2001

electrical characteristics over recommended operating virtual junction temperature range, V_{CC} = 6.5 V, ENABLE = High, C_L = 3.3 nF (unless otherwise noted) (continued)

dead-time control

| | PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|----------|--------------------------|--------|---|--------------------|-----|-----|------|
| VIH | High-level input voltage | LOWIDD | Over the Man was reading Nets 2) | 0.7V _{CC} | | | V |
| VIL | Low-level input voltage | LOWDR | Over the V _{CC} range (see Note 3) | | | 1 | V |
| V_{IH} | High-level input voltage | DT | Over the Valarange | 0.7V _{CC} | | | V |
| V_{IL} | Low-level input voltage | יטן | Over the V _{CC} range | | | 1 | V |

NOTE 3: Ensured by design, not production tested.

digital control terminals (IN, CROWBAR, ENABLE, SYNC)


| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----|--------------------------|--------------------------------|--------------------|-----|-----|------|
| VIH | High-level input voltage | | 0.7V _{CC} | | | V |
| VIL | Low-level input voltage | Over the V _{CC} range | | | 1 | V |

switching characteristics over recommended operating virtual junction temperature range, ENABLE = High, $C_L = 3.3$ nF (unless otherwise noted)

| F | PARAMETER | TEST CONDITIONS | MIN | TYP MAX | UNIT | |
|------------------------|---|---|-----|---------|------|--|
| | | V _{BOOT} = 4.5 V, V _{BOOTLO} = 0 V | / | 60 | | |
| | HIGHDR output (see Note 3) | $V_{BOOT} = 6.5 \text{ V}, \qquad V_{BOOTLO} = 0 \text{ V}$ | / | 50 | ns | |
| Diag time | | $V_{BOOT} = 12 V$, $V_{BOOTLO} = 0 V$ | / | 50 | | |
| Rise time | | V _{CC} = 4.5 V | | 40 | | |
| | LOWDR output (see Note 3) | V _{CC} = 6.5 V | | 30 | ns | |
| | | V _{CC} = 12 V | | 30 | | |
| | | $V_{BOOT} = 4.5 \text{ V}, \qquad V_{BOOTLO} = 0$ | V | 60 | | |
| | HIGHDR output (see Note 3) | $V_{BOOT} = 6.5 \text{ V}, \qquad V_{BOOTLO} = 0 \text{ V}$ | / | 50 | ns | |
| Fall time | | $V_{BOOT} = 12 \text{ V}, \qquad V_{BOOTLO} = 0 \text{ V}$ | / | 50 | | |
| raii iiiile | LOWDR output (see Note 3) | V _{CC} = 4.5 V | | 40 | | |
| | | V _{CC} = 6.5 V | | 30 | ns | |
| | | V _{CC} = 12 V | | 30 | | |
| | HIGHDR going low (excluding dead time) (see Note 3) | $V_{BOOT} = 4.5 \text{ V}, V_{BOOTLO} = 0 \text{ V}$ | / | 130 | ns | |
| | | $V_{BOOT} = 6.5 \text{ V}, V_{BOOTLO} = 0 \text{ V}$ | / | 100 | | |
| Dranagation daloutima | | $V_{BOOT} = 12 \text{ V}, \qquad V_{BOOTLO} = 0 \text{ V}$ | / | 75 | | |
| Propagation delay time | LOW/DD are in a blink | $V_{BOOT} = 4.5 \text{ V}, \qquad V_{BOOTLO} = 0 \text{ V}$ | / | 80 | | |
| | LOWDR going high (excluding dead time) (see Note 3) | $V_{BOOT} = 6.5 \text{ V}, \qquad V_{BOOTLO} = 0 \text{ V}$ | / | 70 | ns | |
| | (choracing dodd time) (coo reste o) | $V_{BOOT} = 12 \text{ V}, \qquad V_{BOOTLO} = 0 \text{ V}$ | / | 60 | | |
| | 1.004/25 | V _{CC} = 4.5 V | | 80 | | |
| Propagation delay time | LOWDR going low (excluding dead time) (see Note 3) | $V_{CC} = 6.5 \text{ V}$ | | 70 | ns | |
| | (====================================== | V _{CC} = 12 V | | 60 | | |
| | DT to LOWDD and | V _{CC} = 4.5 V | 40 | 170 | | |
| Driver nonoverlap time | DT to LOWDR and LOWDR to HIGHDR (see Note 3) | V _{CC} = 6.5 V | 25 | 135 | ns | |
| | FOMEN TO LITTLE (See Mote 3) | V _{CC} = 12 V | 15 | 85 | | |


NOTE 3: Ensured by design, not production tested.






FALL TIME vs **SUPPLY VOLTAGE** 50 $C_{L} = 3.3 \text{ nF}$ T_J = 25°C 45 40 tf - Fall Time - ns 35 **High Side** 30 25 Low Side 20 15 10 5 6 9 10 V_{CC} - Supply Voltage - V









TEXAS INSTRUMENTS
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

tf - Fall Time - ns





LOW-TO-HIGH PROPAGATION DELAY TIME




Figure 7

HIGH-TO-LOW PROPAGATION DELAY TIME






Figure 8







INPUT THRESHOLD VOLTAGE




Figure 15

APPLICATION INFORMATION

Figure 16 shows the circuit schematic of a 100-kHz synchronous-buck converter implemented with a TL5001A pulse-width-modulation (PWM) controller and a TPS2831 driver. The converter operates over an input range from 4.5 V to 12 V and has a 3.3-V output. The circuit can supply 3 A continuous load. The converter achieves an efficiency of 94% for $V_{\text{IN}} = 5 \text{ V}$, $I_{\text{load}} = 1 \text{ A}$, and 93% for $V_{\text{in}} = 5 \text{ V}$, $I_{\text{load}} = 3 \text{ A}$.




Figure 16. 3.3-V 3-A Synchronous-Buck Converter Circuit



SLVS196C - JANUARY1999 - REVISED JANUARY 2001

APPLICATION INFORMATION

Great care should be taken when laying out the PC board. The power-processing section is the most critical and will generate large amounts of EMI if not properly configured. The junction of Q1, Q2, and L1 should be very tight. The connection from Q1 drain to the positive sides of C5, C10, and C11 and the connection from Q2 source to the negative sides of C5, C10, and C11 should be as short as possible. The negative terminals of C7 and C12 should also be connected to Q2 source.

Next, the traces from the MOSFET driver to the power switches should be considered. The BOOTLO signal from the junction of Q1 and Q2 carries the large gate drive current pulses and should be as heavy as the gate drive traces. The bypass capacitor (C14) should be tied directly across V_{CC} and PGND.

The next most sensitive node is the FB node on the controller (terminal 4 on the TL5001A) This node is very sensitive to noise pickup and should be isolated from the high-current power stage and be as short as possible. The ground around the controller and low-level circuitry should be tied to the power ground as the output. If these three areas are properly laid out, the rest of the circuit should not have any other EMI problems and the power supply will be relatively free of noise.







10-Jun-2014

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|--------------------|------|----------------|----------------------------|------------------|---------------------------|--------------|----------------|---------|
| TPS2830D | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS & no Sb/Br) | (6) CU NIPDAU | (3) Level-1-260C-UNLIM | | 2830 | Samples |
| TPS2830PWP | ACTIVE | HTSSOP | PWP | 14 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | | 2830 | Samples |
| TPS2830PWPG4 | ACTIVE | HTSSOP | PWP | 14 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | | 2830 | Samples |
| TPS2830PWPR | ACTIVE | HTSSOP | PWP | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | | 2830 | Samples |
| TPS2830PWPRG4 | ACTIVE | HTSSOP | PWP | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | | 2830 | Samples |
| TPS2831D | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | | 2831 | Samples |
| TPS2831DG4 | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | | 2831 | Samples |
| TPS2831DR | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | | 2831 | Samples |
| TPS2831PWPR | ACTIVE | HTSSOP | PWP | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | | 2831 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

10-Jun-2014

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |


TAPE AND REEL INFORMATION

*All dimensions are nominal

| Device Device | Package Type | Package Drawing | | SPQ | Reel Diameter | Reel Width | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|-----------------|--------------------|----|------|------------------|---------------|------------|------------|------------|------------|-----------|------------------|
| | Type | Drawing | | | | W1 (mm) | (111111) | (111111) | (111111) | (11111) | (111111) | Quaurani |
| TPS2830PWPR | HTSSOP | PWP | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| TPS2831DR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| TPS2831PWPR | HTSSOP | PWP | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jul-2012




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins SPQ | | Length (mm) | Width (mm) | Height (mm) | |
|-------------|--------------|-----------------|----------|------|-------------|------------|-------------|--|
| TPS2830PWPR | HTSSOP | PWP | 14 | 2000 | 367.0 | 367.0 | 35.0 | |
| TPS2831DR | SOIC | D | 14 | 2500 | 367.0 | 367.0 | 38.0 | |
| TPS2831PWPR | HTSSOP | PWP | 14 | 2000 | 367.0 | 367.0 | 35.0 | |

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



PWP (R-PDSO-G14)

PowerPAD ™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




PWP (R-PDSO-G14) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPAD[™] package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments




Exposed Thermal Pad Dimensions

4206332-2/AH 11/13

PWP (R-PDSO-G14)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.




PWP (R-PDSO-G14) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPAD[™] package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

4206332-44/AH 11/13

NOTE: A. All linear dimensions are in millimeters

🛕 Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

power.ti.com

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

Power Mgmt

OMAP Applications Processors www.ti.com/omap **TI E2E Community** e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity