**PCF8570C** 

### **CONTENTS**

1	FEATURES
2	APPLICATIONS
3	GENERAL DESCRIPTION
4	QUICK REFERENCE DATA
5	ORDERING INFORMATION
6	BLOCK DIAGRAM
7	PINNING
8	CHARACTERISTICS OF THE I <sup>2</sup> C-BUS
8.1 8.2 8.3 8.4 8.5	Bit transfer Start and stop conditions System configuration Acknowledge I <sup>2</sup> C-bus protocol
9	LIMITING VALUES
10	HANDLING
11	DC CHARACTERISTICS
12	AC CHARACTERISTICS
13	APPLICATION INFORMATION
13.1 13.2 13.3	Application example Slave address Power-saving mode
14	PACKAGE OUTLINES
15	SOLDERING
15.1 15.2 15.2.1	Introduction DIP Soldering by dipping or by wave
15.2.2	Repairing soldered joints
15.3 15.3.1	SO Reflow soldering
15.3.2	Wave soldering
15.3.3	Repairing soldered joints
16	DEFINITIONS
17	LIFE SUPPORT APPLICATIONS
18	PURCHASE OF PHILIPS I2C COMPONENTS



Philips Semiconductors Preliminary specification

## $256 \times 8$ -bit static low-voltage RAM with $I^2C$ -bus interface

**PCF8570C** 

#### 1 FEATURES

- Operating supply voltage 2.5 to 6.0 V
- Low data retention voltage; minimum 1.0 V
- Low standby current; maximum 15 μA
- Power-saving mode; typical 50 nA
- Serial input/output bus (I2C-bus)
- · Address by 3 hardware address pins
- · Automatic word address incrementing
- · Available in DIP8 and SO8 packages.

#### 2 APPLICATIONS

- · Telephony:
  - RAM expansion for stored numbers in repertory dialling (e.g. PCD33xxA applications)
- General purpose RAM for applications requiring extremely low current and low-voltage RAM retention, such as battery or capacitor-backed.
- Radio, television and video cassette recorder:
  - channel presets
- · General purpose:
  - RAM expansion for the microcontroller families PCD33xxA, PCF84CxxxA, P80CLxxx and most other microcontrollers.

### **3 GENERAL DESCRIPTION**

The PCF8570C is a low power static CMOS RAM, organized as 256 words by 8-bits.

Addresses and data are transferred serially via a two-line bidirectional bus (I<sup>2</sup>C-bus). The built-in word address register is incremented automatically after each written or read data byte. Three address pins, A0, A1 and A2 are used to define the hardware address, allowing the use of up to 8 devices connected to the bus without additional hardware.

#### **4 QUICK REFERENCE DATA**


SYMBOL	PARAMETER	CONDITIONS	MIN.	МАХ.	UNIT
$V_{DD}$	supply voltage		2.5	6.0	
I <sub>DD</sub>	supply current (standby)	f <sub>SCL</sub> = 0 Hz	_	15	μΑ
I <sub>DDR</sub>	supply current (power-saving mode)	T <sub>amb</sub> = 25 °C	_	400	nA
T <sub>amb</sub>	operating ambient temperature		-40	+85	°C
T <sub>stg</sub>	storage temperature		-65	+150	°C

#### **5 ORDERING INFORMATION**

TYPE	PACKAGE						
NUMBER	NAME	DESCRIPTION	VERSION				
PCF8570CP	DIP8	plastic dual in-line package; 8 leads (300 mil)	SOT97-1				
PCF8570CT	SO8	plastic small outline package; 8 leads; body width 7.5 mm	SOT176-1				


**PCF8570C** 

### **6 BLOCK DIAGRAM**



#### 7 PINNING

SYMBOL	PIN	DESCRIPTION
A0	1	hardware address input 0
A1	2	hardware address input 1
A2	3	hardware address input 2
$V_{SS}$	4	negative supply
SDA	5	serial data input/output
SCL	6	serial clock input
TEST	7	Input for power-saving mode (see section "Power-saving mode"). Also used as a test output during manufacture. TEST should be tied to V <sub>SS</sub> during normal operation.
$V_{DD}$	8	positive supply




**PCF8570C** 

#### 8 CHARACTERISTICS OF THE I2C-BUS

The I<sup>2</sup>C-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.


#### 8.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as a control signal.



### 8.2 Start and stop conditions


Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the stop condition (P).



**PCF8570C** 

#### 8.3 System configuration


A device generating a message is a 'transmitter', a device receiving a message is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves'.



#### 8.4 Acknowledge

The number of data bytes transferred between the start and stop conditions from transmitter to receiver is unlimited. Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is a HIGH level signal put on the bus by the transmitter during which time the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter.


The device that acknowledges must pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration). A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition.




**PCF8570C** 

### 8.5 I<sup>2</sup>C-bus protocol

Before any data is transmitted on the I<sup>2</sup>C-bus, the device which should respond is addressed first. The addressing is always carried out with the first byte transmitted after the start procedure. The I<sup>2</sup>C-bus configuration for the different PCF8570CC WRITE and READ cycles is shown in Figs 7, 8 and 9.






Philips Semiconductors Preliminary specification

## $256 \times 8$ -bit static low-voltage RAM with $I^2C$ -bus interface

**PCF8570C** 



### 9 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
$V_{\mathrm{DD}}$	supply voltage (pin 8)	-0.8	+8.0	٧
VI	input voltage (any input)	-0.8	$V_{DD} + 0.8$	V
I <sub>I</sub>	DC input current	_	±10	mA
lo	DC output current	_	±10	mA
$I_{DD}$	positive supply current	_	±50	mA
I <sub>SS</sub>	negative supply current	_	±50	mA
P <sub>tot</sub>	total power dissipation per package	_	300	mW
Po	power dissipation per output	_	50	mW
T <sub>amb</sub>	operating ambient temperature	-40	+85	°C
T <sub>stg</sub>	storage temperature	-65	+150	°C

#### 10 HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take precautions appropriate to handling MOS devices. Advice can be found in Data Handbook IC12 under "Handling MOS Devices".

**PCF8570C** 

#### 11 DC CHARACTERISTICS

 $V_{DD}$  = 2.5 to 6.0 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 to +85 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply						
$V_{DD}$	supply voltage		2.5	_	6.0	V
I <sub>DD</sub>	supply current					
	standby mode	$V_I = V_{DD}$ or $V_{SS}$ ; $f_{SCL} = 0$ Hz; $T_{amb} = -25$ to +70 °C	_	-	5	μΑ
	operating mode	$V_I = V_{DD}$ or $V_{SS}$ ; $f_{SCL} = 100 \text{ Hz}$	_	_	200	μΑ
$V_{POR}$	Power-on reset voltage	note 1	1.5	1.9	2.3	٧
Inputs, inp	out/output SDA					
V <sub>IL</sub>	LOW level input voltage	note 2	-0.8	_	0.3V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH level input voltage	note 2	0.7V <sub>DD</sub>	_	V <sub>DD</sub> + 0.8	٧
I <sub>OL</sub>	LOW level output current	V <sub>OL</sub> = 0.4 V	3	_	_	mA
ILI	input leakage current	$V_I = V_{DD}$ or $V_{SS}$	-1	_	+1	μΑ
Inputs A0,	, A1, A2 and TEST					
ILI	input leakage current	$V_I = V_{DD}$ or $V_{SS}$	-250	_	+250	n <b>A</b>
Inputs SC	L and SDA				_	
Ci	input capacitance	$V_I = V_{SS}$	_	-	7	pF
Low V <sub>DD</sub> d	lata retention	•	•	-	-	-
$V_{\mathrm{DDR}}$	supply voltage for data retention		1	_	6	٧
I <sub>DDR</sub>	supply current	V <sub>DDR</sub> = 1 V	_	_	5	μΑ
		V <sub>DDR</sub> = 1 V; T <sub>amb</sub> = -25 to +70 °C	_	_	2	μΑ
Power-sav	ving mode (see Figs 13 and 14)					
I <sub>DDR</sub>	supply current	TEST = V <sub>DD</sub> ; T <sub>amb</sub> = 25 °C		50	400	nA
t <sub>HD2</sub>	recovery time		_	50	_	μs

#### **Notes**

- 1. The Power-on reset circuit resets the  $I^2C$ -bus logic when  $V_{DD} < V_{POR}$ . The status of the device after a Power-on reset condition can be tested by sending the slave address and testing the acknowledge bit.
- 2. If the input voltages are a diode voltage above or below the supply voltage  $V_{DD}$  or  $V_{SS}$  an input current will flow; this current must not exceed  $\pm 0.5$  mA.

**PCF8570C** 


#### 12 AC CHARACTERISTICS

All timing values are valid within the operating supply voltage and ambient temperature range and reference to  $V_{IL}$  and  $V_{IH}$  with an input voltage swing of  $V_{SS}$  to  $V_{DD}$ .

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT			
<b>1<sup>2</sup>C-bus timing</b> (see Fig.10; note 1)								
f <sub>SCL</sub>	SCL clock frequency	_	_	100	kHz			
t <sub>SP</sub>	tolerable spike width on bus	-	_	100	ns			
t <sub>BUF</sub>	bus free time	4.7	_	_	μs			
t <sub>SU;STA</sub>	START condition set-up time	4.7	_	_	μs			
t <sub>HD;STA</sub>	START condition hold time	4.0	_	_	μs			
t <sub>LOW</sub>	SCL LOW time	4.7	_	_	μs			
t <sub>HIGH</sub>	SCL HIGH time	4.0	_	_	μs			
t <sub>r</sub>	SCL and SDA rise time	_	_	1.0	μs			
t <sub>f</sub>	SCL and SDA fall time	_	_	0.3	μs			
t <sub>SU;DAT</sub>	data set-up time	250	_	_	ns			
t <sub>HD;DAT</sub>	data hold time	0	_	_	ns			
t <sub>VD;DAT</sub>	SCL LOW-to-data out valid	_	_	3.4	με			
t <sub>SU;STO</sub>	STOP condition set-up time	4.0	_	-	μs			

#### Note


1. A detailed description of the I<sup>2</sup>C-bus specification, with applications, is given in brochure "The I<sup>2</sup>C-bus and how to use it". This brochure may be ordered using the code 9398 393 40011.



**PCF8570C** 

### 13 APPLICATION INFORMATION

### 13.1 Application example




Philips Semiconductors Preliminary specification

## $256 \times 8$ -bit static low-voltage RAM with I<sup>2</sup>C-bus interface

**PCF8570C** 


#### 13.2 Slave address

The PCF8570C has a fixed combination 1 0 1 0 as group 1, while group 2 is fully programmable (see Fig.12).




### 13.3 Power-saving mode

With the condition TEST =  $V_{DD}$  or  $V_{DDR}$  the PCF8570C goes into the power-saving mode and I<sup>2</sup>C-bus logic is reset.



# $256\times8\text{-bit}$ static low-voltage RAM with $I^2C\text{-bus}$ interface

**PCF8570C** 




PCF8570C

### 14 PACKAGE OUTLINES

DIP8: plastic dual in-line package; 8 leads (300 mil)

SOT97-1



#### Note

inches

0.17

0.020

0.13

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

0.068

0.045

0.021

0.015

0.042

0.035

0.014

OUTLINE	REFERENCES			EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT97-1	050G01	MO-001AN				<del>92-11-17</del> 95-02-04	

0.39

0.26

0.10

0.30

0.14

0.32

0.39


0.01

0.045

PCF8570C

### SO8: plastic small outline package; 8 leads; body width 7.5 mm

SOT176-1



#### inches

0.012

0.004

0.096

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

0.01

0.019

0.014

0.013

0.009

0.30

0.30

OUTLINE	REFERENCES			EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT176-1					<del>-91-08-13</del> 95-02-25

0.050

0.42

0.39

0.043

0.018 | 0.039

0.043

0.01

0.079

PCF8570C

#### 15 SOLDERING

#### 15.1 Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398 652 90011).

#### 15.2 DIP

#### 15.2.1 SOLDERING BY DIPPING OR BY WAVE

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ( $T_{stg\ max}$ ). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

#### 15.2.2 REPAIRING SOLDERED JOINTS

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

#### 15.3 SO

#### 15.3.1 REFLOW SOLDERING

Reflow soldering techniques are suitable for all SO packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

#### 15.3.2 WAVE SOLDERING

Wave soldering techniques can be used for all SO packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream end.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

#### 15.3.3 Repairing soldered joints

16

Fix the component by first soldering two diagonally-opposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.