

# **CH9204 Dual Graphics Clock Generator**


### **Features**

- 16 Video Clock frequencies and 16 Memory Clock frequencies
- Supports output frequencies up to 130 MHz
- Draws less than 1 μA in Power Down mode
- Only four external components one 14.318 MHz crystal and three capacitors
- Backward pin compatible with CH920X series and ICS1394 (same basic pinout)
- Supports graphics standards such as EGA, VGA, SuperVGA, XGA, and 8514A
- High performance, low power CMOS technology
- Available in 20 pin plastic DIP or SOIC
- User customized frequency options available
- Proprietary VCO design for low phase jitter
- 5V and 3.3V supply

### **Description**

The Chrontel CH9204 is a dual phase-locked loop frequency synthesizer designed for low power, high performance applications, such as graphics systems based on the VGA, SuperVGA, XGA, and 8514A formats. The CH9204 has a Power Down mode in which it typically draws less than 1 µA of supply current, making it ideal for notebook, palmtop, and other portable applications. It is also well-suited for use in other applications that require multiple clocks, such as disk drives, CD-ROM systems, FAX-modems, etc.

To support the latest generation of high performance graphics controllers, the CH9204 provides separate memory (MCLK) and video (VCLK) clocks. The minimum and maximum frequencies of both clock outputs can be as low as 8 MHz and as high as 130 MHz, respectively. The reference frequency is 14.318 MHz, which can be derived from either a crystal or an external reference frequency. Other input frequencies can be used to obtain non-standard output frequencies.



Rev 1.4, 5/11/94

Page 1

#### **Power Down Mode**

When  $\overline{PWRDN}$  is active (logic low), the CH9204 is placed in a standby mode. All outputs are tristated and both internal PLLs are disabled to minimize power consumption. In this mode, the CH9204 uses less than 1  $\mu A$  of current. After power up, the CH9204 typically requires 40 milliseconds for the PLLs to stabilize.

#### **Variable Output Drive Current**

For output frequencies less than 50 MHz, the output source current is 4.0 mA and the sink current is 6.0 mA. When the output frequency is higher than 50 MHz, the output source and sink currents automatically increase to 6.0 mA and 8.0 mA respectively. This feature adjusts the output rise and fall times for different applications. In some cases, fast rise and fall times may cause excessive electromagnetic interference.

# CH9204's Advantages and Compatibility to the CH9201/ICS1394

The pinouts of Chrontel's CH920X-series frequency synthesizers are based on those of the CH9201/ICS1394. If a board was originally designed for the CH9201 or ICS1394, only minor changes are required in the board layout to upgrade to CH9204. The changes are as follows:

- Instead of using a separate oscillator for the memory clock (MCLK) of the VGA controller, the CH9204 provides the MCLK output at pin 2.
- AVDD of the CH9204 can be connected directly to the +5V supply, eliminating the Zener diode used in the CH9201/ICS1394 design. This further reduces power consumption.
- Optional MC0-MC3 jumpers may be required for proper MCLK frequency selection. The MCLK frequency defaults to 40 MHz if MC0-MC3 are left open (internal pull-up).
- 4. 0.1  $\mu$ F capacitors are needed between pin 11 and pin 12 for the memory loop filter, and between pin 16 and pin 12 for the video loop filter.

### CH9204 Frequency Tables (Version B shown below)

#### Video Clock

VC3	VC2	VC1	VC0	VCLK (MHz)
0	0	0	0	25.175
0	0	0	1	28.322
0	0	1	0	32.514
0	0	1	1	36.0
0	1	0	0	40.0
0	1	0	1	44.9
0	1	1	0	50.35
0	1	1	1	65.0
1	0	0	0	78.0
1	0	0	1	56.644
1	0	1	0	63.0
1	0	1	1	75.0
1	1	0	0	80.0
1	1	0	1	89.8
1	1	1	0	100.7
1	1	1	1	31.5 (default)

#### **Memory Clock**

мсз	MC2	MC1	MC0	MCLK (MHz)
0	0	0	0	80.0
0	0	0	1	78.0
0	0	1	0	75.0
0	0	1	1	72.0
0	1	0	0	70.0
0	1	0	1	68.0
0	1	1	0	66.0
0	1	1	1	63.0
1	0	0	0	60.0
1	0	0	1	58.0
1	0	1	0	50.0
1	0	1	1	45.0
1	1	0	0	55.0
1	1	0	1	48.0
1	1	1	0	60.0
1	1	1	1	40.0 (default)

Please contact Chrontel for exact output frequencies or custom frequency tables.

Page 2

Rev 1.4, 5/11/94

### **Pin Description**

Pin	Туре	Symbol	Description
1, 18-20	In	VC3, VC0-VC2	Video clock select (internal pull-up)
2	Out	MCLK	Memory clock output
3	Power	DVDD	Digital 5V supply
4, 7, 13, 14	In	MC2, MC3, MC0, MC1	Memory clock select (internal pull-up)
5	Out/In	XTAL2 / FIN	Crystal output/external FREF input
6	In	XTAL1	Crystal input
8	Power	DVSS	Digital ground
9	Out	VCLK	Video clock output
10	In	PWRDN	Power down input (active low)
11	In	MLF	Memory PLL filter
12	Power	AVDD	Analog 5V supply
15		NC	No connect, MUST BE LEFT OPEN
16	in	VLF	Video PLL fitter
17	Power	AVSS	Analog ground

## DC Specifications (TA = $0^{\circ}$ C - $70^{\circ}$ C, VDD = $5V \pm 5\%$ )

Symbol	Description	Test Condition @Ta=25°C	Min	Тур	Max	Unit
Vон	Output high voltage	VDD =4.75V, IOH=4mA	2.4			V
Vol	Output low voltage	VDD =4.75V, IOL=8mA			0.4	V
ViH	Input high voltage		2.0			V
VIL	Input low voltage				0.8	V
lpu	input pull-up current			5	20	μА
ĪL .	Input leakage current	Vss < Vin < VDD	-10		10	μА
ISTBY	Standby current	PWRDN = low	<b>1</b>		1	μA
מסו	Operating current	VCLK=50MHz, MCLK=50MHz, VDD=5.0V		45	· · · · · · · · · · · · · · · · · · ·	mA

# AC Specifications (TA = $0^{\circ}$ C - $70^{\circ}$ C, VDD = 5V $\pm 5\%$ )

Symbol	Description	Test Condition @Ta=25°C	Min	Тур	Max	Unit
Fin	Crystal/FREF input			14.318		MHz
VCLK	Video clock frequency		8		130	MHz *
Mclk	Memory clock frequency		8		130	MHz *
TR, TF	Output clock rise/fall time	CL=25pF, VoL - VoH	1	2		ns
TDC	Output clock duty cycle	@VDD/2, VDD=5.0V	40	50	60	%

Note: \* Output levels are guaranteed up to 90 MHz. Please consult Chrontel for suggested circuit implementation for frequencies higher than 90 MHz.


Rev 1.4, 5/11/94

Page 3

### **Absolute Maximum Ratings**

Symbol	Description	Value	Unit
VDD	Power supply voltage with respect to Vss	-0.5 to +7.0	٧
Vin	Input voltage on any pins with respect to Vss	-0.5 to VDD+0.5	٧
TSTOR	Storage temperature	-55 to +150	ô

Note: Stresses greater than those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions above those indicated under parametric values of the DC or AC Specifications below is not recommended or guaranteed. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



**CH9204 APPLICATION SCHEMATIC** 

#### Note:

C1 should be placed in close proximity to the power pins

ORDERING INFORMATION				
Part Number Package Type				
CH9204Cx-NC	300 mil PDIP			
CH9204Cx-SC 300 mil SOIC				
Note: x = Frequency table version				

For the location of the sales office nearest you, contact:

Chrontel, Inc 2210 O'Toole Avenue San Jose, CA 95131-1326 TEL: (408) 383-9328

FAX: (408) 383-9338

@1993 Chrontel, Inc. All Rights Reserved.

Chrontel PRODUCTS ARE NOT AUTHORIZED FOR AND SHOULD NOT BE USED WITHIN LIFE SUPPORT SYSTEMS OR NUCLEAR FACILITY APPLICATIONS WITHOUT THE SPECIFIC WRITTEN CONSENT OF Chrontel. Life support systems are those intended to support or sustain life and whose failure to perform when used as directed can reasonably expect to result in personal injury or death. Chrontel reserves the right to make changes at any time without notice to improve and supply the best possible product and is not responsible and does not sesume any liability for misapplication or use outside the limits specified in this document. We provide no warranty for the use of our products and assume no fiability for errors contained in this document.

Page 4

D

Rev 1.4, 5/11/94