CY8C21234, CY8C21334, CY8C21434, CY8C21534, and CY8C21634



Features

■ Powerful Harvard Architecture Processor

- ☐ M8C Processor Speeds to 24 MHz
- □ Low Power at High Speed
- 2.4V to 5.25V Operating Voltage
- Operating Voltages Down to 1.0V Using On-Chip Switch Mode Pump (SMP)
- ☐ Industrial Temperature Range: -40°C to +85°C

■ Advanced Peripherals (PSoC Blocks)

- ☐ 4 Analog Type "E" PSoC Blocks Provide:
 - 2 Comparators with DAC Refs
 - Two 8-Bit 28 Channel ADCs
- ☐ 4 Digital PSoC Blocks Provide:
 - 8- to 32-Bit Timers, Counters, and PWMs
 - CRC and PRS Modules
 - Full-Duplex UART, SPI™ Master or Slave
 - Connectable to All GPIO Pins
- Complex Peripherals by Combining Blocks

■ Flexible On-Chip Memory

- ☐ 8K Bytes Flash Program Storage 50,000 Erase/Write Cycles
- ☐ 512 Bytes SRAM Data Storage
- □ In-System Serial Programming (ISSP™)
- Partial Flash Updates
- ☐ Flexible Protection Modes
- □ EEPROM Emulation in Flash

■ Complete Development Tools

- ☐ Free Development Software (PSoC[™] Designer)
- ☐ Full-Featured, In-Circuit Emulator and Programmer
- ☐ Full Speed Emulation
- □ Complex Breakpoint Structure
- 128K Bytes Trace Memory

■ Precision, Programmable Clocking

- ☐ Internal ±2.5% 24/48 MHz Oscillator
- ☐ Internal Oscillator for Watchdog and Sleep

■ Programmable Pin Configurations


- 25 mA Drive on All GPIO
- Pull Up, Pull Down, High Z, Strong, or Open Drain Drive Modes on All GPIO
- ☐ Up to 8 Analog Inputs on GPIO
- □ Configurable Interrupt on All GPIO

■ Versatile Analog Mux

- Common Internal Analog Bus
- ☐ Simultaneous Connection of IO Combinations
- ☐ Capacitive Sensing Application Capability

■ Additional System Resources

- □ I²CTM Master, Slave and MultiMaster to 400 kHz
- Watchdog and Sleep Timers
- ☐ User-Configurable Low Voltage Detection
- □ Integrated Supervisory Circuit
- On-Chip Precision Voltage Reference



PSoC™ Functional Overview

The PSoC™ family consists of many *Mixed-Signal Array with On-Chip Controller* devices. These devices are designed to replace multiple traditional MCU-based system components with one, low cost single-chip programmable component. A PSoC device includes configurable blocks of analog and digital logic, as well as programmable interconnect. This architecture allows the user to create customized peripheral configurations, to match the requirements of each individual application. Additionally, a fast CPU, Flash program memory, SRAM data memory, and configurable IO are included in a range of convenient pinouts.

The PSoC architecture, as illustrated on the left, is comprised of four main areas: the Core, the System Resources, the Digital System, and the Analog System. Configurable global bus resources allow all the device resources to be combined into a complete custom system. Each CY8C21x34 PSoC device includes four digital blocks and four analog blocks. Depending on the PSoC package, up to 28 general purpose IO (GPIO) are also included. The GPIO provide access to the global digital and analog interconnects.

The PSoC Core

The PSoC Core is a powerful engine that supports a rich instruction set. It encompasses SRAM for data storage, an interrupt controller, sleep and watchdog timers, and IMO (internal main oscillator) and ILO (internal low speed oscillator). The

CPU core, called the M8C, is a powerful processor with speeds up to 24 MHz. The M8C is a four MIPS 8-bit Harvard architecture microprocessor.

System Resources provide additional capability, such as digital clocks to increase the flexibility of the PSoC mixed-signal arrays, I2C functionality for implementing an I2C master, slave, MultiMaster, an internal voltage reference that provides an absolute value of 1.3V to a number of PSoC subsystems, a switch mode pump (SMP) that generates normal operating voltages off a single battery cell, and various system resets supported by the M8C.

The Digital System is composed of an array of digital PSoC blocks, which can be configured into any number of digital peripherals. The digital blocks can be connected to the GPIO through a series of global buses that can route any signal to any pin. Freeing designs form the constraints of a fixed peripheral controller.

The Analog System is composed of four analog PSoC blocks, supporting comparators and analog-to-digital conversion up to 8 bits in precision.


The Digital System

The Digital System is composed of 4 digital PSoC blocks. Each block is an 8-bit resource that can be used alone or combined with other blocks to form 8, 16, 24, and 32-bit peripherals, which are called user module references. Digital peripheral configurations include those listed below.

- PWMs (8 to 32 bit)
- PWMs with Dead band (8 to 32 bit)
- Counters (8 to 32 bit)
- Timers (8 to 32 bit)
- UART 8 bit with selectable parity
- SPI master and slave
- I2C slave and multi-master
- Cyclical Redundancy Checker/Generator (8 to 32 bit)
- IrDA
- Pseudo Random Sequence Generators (8 to 32 bit)

The digital blocks can be connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also allow for signal multiplexing and for performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.

Digital blocks are provided in rows of four, where the number of blocks varies by PSoC device family. This allows you the optimum choice of system resources for your application. Family resources are shown in the table titled "PSoC Device Characteristics" on page 3.




Digital System Block Diagram

The Analog System

The Analog System is composed of 4 configurable blocks, each comprised of an opamp circuit allowing the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the common PSoC analog functions for this device (most available as user modules) are listed below.

- Analog-to-digital converters (up to 2, with 8-bit resolution)
- Pin-to-pin comparator
- Single-ended comparators (up to 2) with absolute (1.3V) reference or 8-bit DAC reference
- 1.3V reference (as a System Resource)

In most PSoC devices, analog blocks are provided in columns of three, which includes one CT (Continuous Time) and two SC (Switched Capacitor) blocks. The CY8C21x34 devices provide limited functionality Type "E" analog blocks. Each column contains one CT Type E block and one SC Type E block. Refer to the PSoC Mixed Signal Array Technical Reference Manual for detailed information on the CY8C21x34's Type E analog blocks.



Analog System Block Diagram

The Analog Multiplexer System

The Analog Mux Bus can connect to every GPIO pin. Pins can be connected to the bus individually or in any combination. The bus also connects to the analog system for analysis with comparators and analog-to-digital converters. An additional 8:1 analog input multiplexer provides a second path to bring Port 0 pins to the analog array.

Switch control logic enables selected pins to precharge continuously under hardware control. This enables capacitive measurement for applications such as touch sensing. Other multiplexer applications include:

- Track pad, finger sensing.
- Chip-wide mux that allows analog input from any IO pin.
- Crosspoint connection between any IO pin combinations.

Additional System Resources

System Resources, some of which have been previously listed, provide additional capability useful to complete systems. Additional resources include a switch mode pump, low voltage detection, and power on reset. Brief statements describing the merits of each system resource are presented below.

- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to both the digital and analog systems. Additional clocks can be generated using digital PSoC blocks as clock dividers.
- The I2C module provides 100 and 400 kHz communication over two wires. Slave, master, and multi-master modes are all supported.
- Low Voltage Detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced POR (Power On Reset) circuit eliminates the need for a system supervisor.
- An internal 1.3 volt reference provides an absolute reference for the analog system, including ADCs and DACs.
- An integrated switch mode pump (SMP) generates normal operating voltages from a single 1.2V battery cell, providing a low cost boost converter.
- Versatile analog multiplexer system.

PSoC Device Characteristics

Depending on your PSoC device characteristics, the digital and analog systems can have 4 digital blocks and up to 4 analog blocks. The following table lists the resources available for specific PSoC device groups. The PSoC device covered by this data sheet is shown in the last row of the table.

PSoC Device Characteristics

PSoC Part Number	Digital IO	Digital Rows	Digital Blocks	Analog Inputs	Analog Outputs	Analog Columns	Analog Blocks	SRAM Size	Flash Size
CY8C29x66	up to 64	4	16	12	4	4	12	2 KB	32 KB
CY8C27x43	up to 44	2	8	12	4	4	12	256 Bytes	16 KB
CY8C24x23	up to 24	1	4	12	2	2	6	256 Bytes	4 KB
CY8C24x23A	up to 24	1	4	12	2	2	6	256 Bytes	4 KB
CY8C22x13	up to 16	1	4	8	1	1	3	256 Bytes	2 KB
CY8C21x34	up to 28	1	4	28	0	2	4 ^a	512 Bytes	8 KB

a. Type ACE and ASE have limited functionality compared to other device groups.

Getting Started

The quickest path to understanding the PSoC silicon is by reading this data sheet and using the PSoC Designer Integrated Development Environment (IDE). This data sheet is an overview of the PSoC integrated circuit and presents specific pin, register, and electrical specifications. For in-depth information, along with detailed programming information, reference the PSoCTM Mixed-Signal Array Technical Reference Manual.

For up-to-date Ordering, Packaging, and Electrical Specification information, reference the latest PSoC device data sheets on the web at http://www.cypress.com/psoc.

To determine which PSoC device meets your requirements, navigate through the PSoC Decision Tree in the Application Note AN2209 at http://www.cypress.com/design/results.cfm.

Development Kits

Development Kits are available from the following distributors: Digi-Key, Avnet, Arrow, and Future. The Cypress Online Store at http://www.onfulfillment.com/cypressstore/ contains development kits, C compilers, and all accessories for PSoC development. Click on *PSoC (Programmable System-on-Chip)* to view a current list of available items.

Tele-Training

Free PSoC "Tele-Training" is available for beginners and taught by a live marketing or application engineer over the phone. Five training classes are available to accelerate the learning curve including introduction, designing, debugging, advanced design, advanced analog, as well as application-specific classes covering topics like PSoC and the LIN bus. For days and times of the tele-training, see http://www.cypress.com/support/training.cfm.

Consultants

Certified PSoC Consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC Consultant, go to the following Cypress support web site: http://www.cypress.com/support/cypros.cfm.

Technical Support

PSoC application engineers take pride in fast and accurate response. They can be reached with a 4-hour guaranteed response at http://www.cypress.com/support/login.cfm.

Application Notes


A long list of application notes will assist you in every aspect of your design effort. To locate the PSoC application notes, go to http://www.cypress.com/design/results.cfm.

Development Tools

The Cypress MicroSystems PSoC Designer is a Microsoft® Windows-based, integrated development environment for the Programmable System-on-Chip (PSoC) devices. The PSoC Designer IDE and application runs on Windows NT 4.0, Windows 2000, Windows Millennium (Me), or Windows XP. (Reference the PSoC Designer Functional Flow diagram below.)

PSoC Designer helps the customer to select an operating configuration for the PSoC, write application code that uses the PSoC, and debug the application. This system provides design database management by project, an integrated debugger with In-Circuit Emulator, in-system programming support, and the CYASM macro assembler for the CPUs.

PSoC Designer also supports a high-level C language compiler developed specifically for the devices in the family.



PSoC Designer Subsystems

PSoC Designer Software Subsystems

Device Editor

The device editor subsystem allows the user to select different onboard analog and digital components called user modules using the PSoC blocks. Examples of user modules are ADCs, DACs, Amplifiers, and Filters.

The device editor also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration allows for changing configurations at run time.

PSoC Designer sets up power-on initialization tables for selected PSoC block configurations and creates source code for an application framework. The framework contains software to operate the selected components and, if the project uses more than one operating configuration, contains routines to switch between different sets of PSoC block configurations at run time. PSoC Designer can print out a configuration sheet for a given project configuration for use during application programming in conjunction with the Device Data Sheet. Once the framework is generated, the user can add application-specific code to flesh out the framework. It's also possible to change the selected components and regenerate the framework.

Design Browser

The Design Browser allows users to select and import preconfigured designs into the user's project. Users can easily browse a catalog of preconfigured designs to facilitate time-to-design. Examples provided in the tools include a 300-baud modem, LIN Bus master and slave, fan controller, and magnetic card reader.

Application Editor

In the Application Editor you can edit your C language and Assembly language source code. You can also assemble, compile, link, and build.

Assembler. The macro assembler allows the assembly code to be merged seamlessly with C code. The link libraries automatically use absolute addressing or can be compiled in relative mode, and linked with other software modules to get absolute addressing.

C Language Compiler. A C language compiler is available that supports Cypress MicroSystems' PSoC family devices. Even if you have never worked in the C language before, the product quickly allows you to create complete C programs for the PSoC family devices.

The embedded, optimizing C compiler provides all the features of C tailored to the PSoC architecture. It comes complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

Debugger

The PSoC Designer Debugger subsystem provides hardware in-circuit emulation, allowing the designer to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow the designer to read the program and read and write data memory, read and write IO registers, read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows the designer to create a trace buffer of registers and memory locations of interest.

Online Help System

The online help system displays online, context-sensitive help for the user. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer in getting started.

Hardware Tools

In-Circuit Emulator

A low cost, high functionality ICE (In-Circuit Emulator) is available for development support. This hardware has the capability to program single devices.

The emulator consists of a base unit that connects to the PC by way of a USB port. The base unit is universal and will operate with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full speed (24 MHz) operation.

Designing with User Modules


The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions. Each block has several registers that determine its function and connectivity to other blocks, multiplexers, buses and to the IO pins. Iterative development cycles permit you to adapt the hardware as well as the software. This substantially lowers the risk of having to select a different part to meet the final design requirements.

To speed the development process, the PSoC Designer Integrated Development Environment (IDE) provides a library of pre-built, pre-tested hardware peripheral functions, called "User Modules." User modules make selecting and implementing peripheral devices simple, and come in analog, digital, and mixed signal varieties. The standard User Module library contains over 50 common peripherals such as ADCs, DACs Timers, Counters, UARTs, and other not-so common peripherals such as DTMF Generators and Bi-Quad analog filter sections.

Each user module establishes the basic register settings that implement the selected function. It also provides parameters that allow you to tailor its precise configuration to your particular application. For example, a Pulse Width Modulator User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. User modules also provide tested software to cut your development time. The user module application programming interface (API) provides highlevel functions to control and respond to hardware events at run time. The API also provides optional interrupt service routines that you can adapt as needed.

The API functions are documented in user module data sheets that are viewed directly in the PSoC Designer IDE. These data sheets explain the internal operation of the user module and provide performance specifications. Each data sheet describes the use of each user module parameter and documents the setting of each register controlled by the user module.

The development process starts when you open a new project and bring up the Device Editor, a graphical user interface (GUI) for configuring the hardware. You pick the user modules you need for your project and map them onto the PSoC blocks with point-and-click simplicity. Next, you build signal chains by interconnecting user modules to each other and the IO pins. At this stage, you also configure the clock source connections and enter parameter values directly or by selecting values from drop-down menus. When you are ready to test the hardware configuration or move on to developing code for the project, you perform the "Generate Application" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the high-level user module API functions.



User Module and Source Code Development Flows

The next step is to write your main program, and any sub-routines using PSoC Designer's Application Editor subsystem. The Application Editor includes a Project Manager that allows you to open the project source code files (including all generated code files) from a hierarchal view. The source code editor provides syntax coloring and advanced edit features for both C and assembly language. File search capabilities include simple string searches and recursive "grep-style" patterns. A single mouse click invokes the Build Manager. It employs a professional-strength "makefile" system to automatically analyze all file dependencies and run the compiler and assembler as necessary. Project-level options control optimization strategies used by the compiler and linker. Syntax errors are displayed in a console window. Double clicking the error message takes you directly to the offending line of source code. When all is correct, the linker builds a HEX file image suitable for programming.

The last step in the development process takes place inside the PSoC Designer's Debugger subsystem. The Debugger downloads the HEX image to the In-Circuit Emulator (ICE) where it runs at full speed. Debugger capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint and watch-variable features, the Debugger provides a large trace buffer and allows you define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.

Document Conventions

Acronyms Used

The following table lists the acronyms that are used in this document.

Acronym	Description
AC	alternating current
ADC	analog-to-digital converter
API	application programming interface
CPU	central processing unit
СТ	continuous time
DAC	digital-to-analog converter
DC	direct current
ECO	external crystal oscillator
EEPROM	electrically erasable programmable read-only memory
FSR	full scale range
GPIO	general purpose IO
GUI	graphical user interface
НВМ	human body model
ICE	in-circuit emulator
ILO	internal low speed oscillator
IMO	internal main oscillator
Ю	input/output
IPOR	imprecise power on reset
LSb	least-significant bit
LVD	low voltage detect
MSb	most-significant bit
PC	program counter
PLL	phase-locked loop
POR	power on reset
PPOR	precision power on reset
PSoC™	Programmable System-on-Chip™
PWM	pulse width modulator
SC	switched capacitor
SLIMO	slow IMO
SMP	switch mode pump
SRAM	static random access memory

Units of Measure

A units of measure table is located in the Electrical Specifications section. Table 3-1 on page 15 lists all the abbreviations used to measure the PSoC devices.

Numeric Naming

Hexidecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexidecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (e.g., 01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or 0x are decimal.

Table of Contents

For an in depth discussion and more information on your PSoC device, obtain the *PSoC Mixed-Signal Array Technical Reference Manual* on http://www.cypress.com. This document encompasses and is organized into the following chapters and sections.

1.	Pin	Information	8
	1.1	Pinouts	8
		1.1.1 16-Pin Part Pinout	
		1.1.2 20-Pin Part Pinout	9
		1.1.3 28-Pin Part Pinout	10
		1.1.4 32-Pin Part Pinout	11
2.	Reg	ister Reference	12
	2.1	Register Conventions	
	2.2	Register Mapping Tables	12
3.	Elec	ctrical Specifications	15
	3.1	Absolute Maximum Ratings	16
	3.2	Operating Temperature	16
	3.3	DC Electrical Characteristics	16
		3.3.1 DC Chip-Level Specifications	16
		3.3.2 DC General Purpose IO Specifications	17
		3.3.3 DC Operational Amplifier Specifications	
		3.3.4 DC Switch Mode Pump Specifications	19
		3.3.5 DC Analog Mux Bus Specifications	20
		3.3.6 DC POR and LVD Specifications	
		3.3.7 DC Programming Specifications	
	3.4	AC Electrical Characteristics	
		3.4.1 AC Chip-Level Specifications	
		3.4.2 AC General Purpose IO Specifications	
		3.4.3 AC Operational Amplifier Specifications	
		3.4.4 AC Analog Mux Bus Specifications	
		3.4.5 AC Digital Block Specifications	
		3.4.6 AC External Clock Specifications	
		3.4.7 AC Programming Specifications	
		3.4.8 AC I2C Specifications	28
4.	Pac	kaging Information	30
	4.1	Packaging Dimensions	30
	4.2	Thermal Impedances	32
5.	Ord	ering Information	33
	5.1	Ordering Code Definitions	33
6.	Sale	es and Service Information	34
	6.1	Revision History	
	6.2	Copyrights and Code Protection	

1. Pin Information



This chapter describes, lists, and illustrates the CY8C21x34 PSoC device pins and pinout configurations.

1.1 Pinouts

The CY8C21x34 PSoC device is available in a variety of packages which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of Digital IO and connection to the common analog bus. However, Vss, Vdd, SMP, and XRES are not capable of Digital IO.


1.1.1 16-Pin Part Pinout

Table 1-1. 16-Pin Part Pinout (SOIC)

Pin	Ty	rpe						
No.	Digital	Analog	Name	Description				
1	Ю	IM	P0[7]	Analog column mux input.				
2	Ю	IM	P0[5]	Analog column mux input.				
3	Ю	IM	P0[3]	Analog column mux input.				
4	Ю	IM	P0[1]	Analog column mux input.				
5	Po	wer	SMP	Switch Mode Pump (SMP) connection to required external components.				
6	Po	wer	Vss	Ground connection.				
7	Ю	М	P1[1]	I2C Serial Clock (SCL).				
8	Po	wer	Vss	Ground connection.				
9	Ю	М	P1[0]	I2C Serial Data (SDA).				
10	Ю	М	P1[2]					
11	Ю	М	P1[4]	Optional External Clock Input (EXTCLK).				
12	Ю	IM	P0[0]	Analog column mux input.				
13	Ю	IM	P0[2]	Analog column mux input.				
14	Ю	IM	P0[4]	Analog column mux input.				
15	Ю	IM	P0[6]	Analog column mux input.				
16	6 Power		Vdd	Supply voltage.				

 $\textbf{LEGEND} \ \ A = Analog, \ I = Input, \ O = Output, \ and \ M = Analog \ Mux \ Input.$

CY8C21234 16-Pin PSoC Device




1.1.2 20-Pin Part Pinout

Table 1-2. 20-Pin Part Pinout (SSOP)

Pin	Pin Type		Name	Description			
No.	Digital	Analog	Name	Description			
1	Ю	IM	P0[7]	Analog column mux input.			
2	Ю	IM	P0[5]	Analog column mux input.			
3	Ю	IM	P0[3]	Analog column mux input.			
4	Ю	IM	P0[1]	Analog column mux input.			
5	Pov	wer	Vss	Ground connection.			
6	Ю	М	P1[7]	I2C Serial Clock (SCL).			
7	Ю	М	P1[5]	I2C Serial Data (SDA).			
8	Ю	М	P1[3]				
9	Ю	М	P1[1]	I2C Serial Clock (SCL).			
10	Pov	wer	Vss	Ground connection.			
11	Ю	М	P1[0]	I2C Serial Data (SDA).			
12	Ю	М	P1[2]				
13	Ю	М	P1[4]	Optional External Clock Input (EXT-CLK).			
14	Ю	М	P1[6]				
15	Inp	out	XRES	Active high external reset with internal pull down.			
16	Ю	IM	P0[0]	Analog column mux input.			
17	Ю	IM	P0[2]	Analog column mux input.			
18	Ю	IM	P0[4]	Analog column mux input.			
19	Ю	IM	P0[6]	Analog column mux input.			
20	20 Power		Vdd	Supply voltage.			

LEGEND A = Analog, I = Input, O = Output, and M = Analog Mux Input.

CY8C21334 20-Pin PSoC Device




1.1.3 28-Pin Part Pinout

Table 1-3. 28-Pin Part Pinout (SSOP)

Pin	Ту	ре		B tutto			
No.	Digital	Analog	Name	Description			
1	Ю	IM	P0[7]	Analog column mux input.			
2	Ю	IM	P0[5]	Analog column mux input and column output.			
3	0	IM	P0[3]	Analog column mux input and column output.			
4	Ю	IM	P0[1]	Analog column mux input.			
5	Ю	М	P2[7]				
6	10	М	P2[5]				
7	Ю	IM	P2[3]	Direct switched capacitor block input.			
8	Ю	IM	P2[1]	Direct switched capacitor block input.			
9	Po	wer	Vss	Ground connection.			
10	Ю	М	P1[7]	I2C Serial Clock (SCL)			
11	Ю	М	P1[5]	I2C Serial Data (SDA)			
12	Ю	М	P1[3]				
13	Ю	М	P1[1]	I2C Serial Clock (SCL)			
14	Po	wer	Vss	Ground connection.			
15	Ю	М	P1[0]	I2C Serial Data (SDA)			
16	Ю	М	P1[2]				
17	Ю	М	P1[4]	Optional External Clock Input (EXTCLK)			
18	Ю	М	P1[6]				
19	Inp	out	XRES	Active high external reset with internal pull down.			
20	10	IM	P2[0]	Direct switched capacitor block input.			
21	Ю	IM	P2[2]	Direct switched capacitor block input.			
22	Ю	М	P2[4]				
23	Ю	М	P2[6]				
24	Ю	IM	P0[0]	Analog column mux input.			
25	Ю	IM	P0[2]	Analog column mux input.			
26	Ю	IM	P0[4]	Analog column mux input			
27	Ю	IM	P0[6]	Analog column mux input.			
28	B Power		Vdd	Supply voltage.			

LEGEND A: Analog, I: Input, O = Output, and M = Analog Mux Input.

CY8C21534 28-Pin PSoC Device




1.1.4 32-Pin Part Pinout

Table 1-4. 32-Pin Part Pinout (MLF*)


Pin	Ту	ре					
No.	Digital	Analog	Name	Description			
1	Ю	IM	P0[1]	Analog column mux input.			
2	Ю	М	P2[7]				
3	Ю	М	P2[5]				
4	Ю	М	P2[3]				
5	Ю	М	P2[1]				
6	Ю	М	P3[3]	In CY8C21434 part.			
6	Po	wer	SMP	Switch Mode Pump (SMP) connection to required external components in CY8C21634 part.			
7	Ю	М	P3[1]	In CY8C21434 part.			
7	Po	wer	Vss	Ground connection in CY8C21634 part.			
8	10	М	P1[7]	I2C Serial Clock (SCL)			
9	10	М	P1[5]	I2C Serial Data (SDA)			
10	10	М	P1[3]				
11	10	М	P1[1]	I2C Serial Clock (SCL)			
12	Po	wer	Vss	Ground connection.			
13	0	М	P1[0]	I2C Serial Data (SDA)			
14	10	М	P1[2]				
15	Ю	М	P1[4]	Optional External Clock Input (EXTCLK)			
16	10	М	P1[6]				
17	Inp	out	XRES	Active high external reset with internal pull down.			
18	Ю	М	P3[0]				
19	Ю	М	P3[2]				
20	Ю	М	P2[0]				
21	Ю	М	P2[2]				
22	Ю	М	P2[4]				
23	Ю	М	P2[6]				
24	Ю	IM	P0[0]	Analog column mux input.			
25	Ю	IM	P0[2]	Analog column mux input.			
26	Ю	IM	P0[4]	Analog column mux input			
27	Ю	IM	P0[6]	Analog column mux input.			
28	Po	wer	Vdd	Supply voltage.			
29	Ю	IM	P0[7]	Analog column mux input.			
30	Ю	IM	P0[5]	Analog column mux input.			
31	Ю	IM	P0[3]	Analog column mux input.			
32	Po	wer	Vss	Ground connection.			

 $\textbf{LEGEND} \ \ \mathsf{A} = \mathsf{Analog}, \ \mathsf{I} = \mathsf{Input}, \ \mathsf{O} = \mathsf{Output}, \ \mathsf{and} \ \mathsf{M} = \mathsf{Analog} \ \mathsf{Mux} \ \mathsf{Input}.$

CY8C21434 32-Pin PSoC Device



CY8C21634 32-Pin PSoC Device



 $[\]mbox{\ensuremath{^{\star}}}$ The MLF package has a center pad that must be connected to ground (Vss).

2. Register Reference



This chapter lists the registers of the CY8C21x34 PSoC device. For detailed register information, reference the PSoC™ Mixed Signal Array Technical Reference Manual.

2.1 Register Conventions

The register conventions specific to this section are listed in the following table.

Convention	Description						
R	Read register or bit(s)						
W	Write register or bit(s)						
L	Logical register or bit(s)						
С	Clearable register or bit(s)						
#	Access is bit specific						

2.2 Register Mapping Tables

The PSoC device has a total register address space of 512 bytes. The register space is referred to as IO space and is divided into two banks. The XOI bit in the Flag register (CPU_F) determines which bank the user is currently in. When the XOI bit is set the user is in bank 1.

Note In the following register mapping tables, blank fields are Reserved and should not be accessed.

Register Map 0 Table: User Space

Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access
PRT0DR	00	RW		40		ASC10CR0	80	RW		C0	
PRT0IE	01	RW		41			81			C1	
PRT0GS	02	RW		42			82			C2	
PRT0DM2	03	RW		43			83			C3	
PRT1DR	04	RW		44		ASD11CR0	84	RW		C4	
PRT1IE	05	RW		45			85	ļ		C5	
PRT1GS PRT1DM2	06 07	RW RW		46 47			86 87			C6	
PRT2DR	08	RW		48			88			C8	
PRT2IE	09	RW		49			89			C9	
PRT2GS	0A	RW		4A			8A			CA	-
PRT2DM2	0B	RW		4B			8B			СВ	
PRT3DR	0C	RW		4C			8C			CC	
PRT3IE	0D	RW		4D			8D			CD	
PRT3GS	0E	RW		4E			8E			CE	
PRT3DM2	0F	RW		4F			8F			CF	
	10			50			90		CUR_PP	D0	RW
	11			51			91		STK_PP	D1	RW
	12			52			92			D2	<u> </u>
	13			53			93		IDX_PP	D3	RW
	14			54			94		MVR_PP	D4	RW
	15			55			95		MVW_PP	D5	RW
	16			56			96		I2C_CFG	D6	RW
	17			57			97		I2C_SCR	D7	#
	18 19			58			98		I2C_DR I2C_MSCR	D8 D9	RW #
	19 1A			59 5A			99 9A		INT_CLR0	DA DA	# RW
	1B			5B			9B		INT_CLR0	DB	RW
	1C			5C			9C		INT_CLR2	DC	RW
	1D			5D			9D		INT_CLR3	DD	RW
	1E			5E			9E		INT_MSK3	DE	RW
	1F			5F			9F		INT_MSK2	DF	RW
DBB00DR0	20	#	AMX_IN	60	RW		A0		INT_MSK0	E0	RW
DBB00DR1	21	W	AMUXCFG	61	RW		A1		INT_MSK1	E1	RW
DBB00DR2	22	RW	PWM_CR	62	RW		A2		INT_VC	E2	RC
DBB00CR0	23	#		63			A3		RES_WDT	E3	W
DBB01DR0	24	#	CMP_CR0	64	#		A4			E4	
DBB01DR1	25	W		65			A5			E5	
DBB01DR2	26	RW	CMP_CR1	66	RW		A6		DEC_CR0	E6	RW
DBB01CR0	27	#	4 D O O O D	67	,,		A7	ļ	DEC_CR1	E7	RW
DCB02DR0 DCB02DR1	28	# W	ADC0_CR	68	#		A8 A9			E8	
DCB02DR1	29 2A	RW	ADC1_CR	69 6A	#		AA			E9 EA	-
DCB02DR2	2B	#		6B			AB			EB	
DCB03DR0	2C	#	TMP0_DR	6C	RW		AC			EC	
DCB03DR1	2D	W	TMP1_DR	6D	RW		AD			ED	
DCB03DR2	2E	RW	TMP2_DR	6E	RW		AE			EE	1
DCB03CR0	2F	#	TMP3_DR	6F	RW		AF			EF	
	30			70		RDI0RI	B0	RW		F0	
	31			71		RDI0SYN	B1	RW		F1	
	32		ACB00CR1	72	RW	RDI0IS	B2	RW		F2	
	33		ACB00CR2	73	RW	RDI0LT0	B3	RW		F3	
	34			74		RDIOLT1	B4	RW		F4	
	35			75		RDI0RO0	B5	RW		F5	
	36		ACB01CR1	76	RW	RDI0RO1	B6	RW	0511.5	F6	<u> </u>
	37		ACB01CR2	77	RW		B7		CPU_F	F7	RL
	38			78			B8		1	F8	
	39 3A			79 7A			B9 BA		1	F9 FA	
	3A 3B			7A 7B			BB		1	FB	
	3B			7B			BC		1	FC	
	3D			7D			BD		DAC_D	FD	RW
	3E			7E	1		BE		CPU_SCR1	FE	#
	3F			7F			BF		CPU_SCR0	FF	#
Plank fields or		od ond	should not be a		1	# Access is bit		1	J55.15	<u> </u>	<u> </u>

Blank fields are Reserved and should not be accessed.

[#] Access is bit specific.

Register Map 1 Table: Configuration Space

Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access
PRT0DM0	00	RW		40		ASC10CR0	80	RW		C0	
PRT0DM1	01	RW		41			81			C1	
PRT0IC0	02	RW		42			82			C2	
PRTOIC1	03	RW		43		ACD44CD0	83	DW		C3	
PRT1DM0 PRT1DM1	04 05	RW RW		44 45		ASD11CR0	84 85	RW		C4 C5	
PRT1IC0	06	RW		46			86			C6	
PRT1IC1	07	RW		47			87			C7	
PRT2DM0	08	RW		48			88			C8	
PRT2DM1	09	RW		49			89			C9	
PRT2IC0	0A	RW		4A			8A			CA	
PRT2IC1	0B	RW		4B			8B			СВ	
PRT3DM0	0C	RW		4C			8C			CC	
PRT3DM1	0D	RW		4D			8D			CD	
PRT3IC0	0E	RW		4E			8E			CE	
PRT3IC1	0F	RW		4F			8F		ODI O IN	CF	DIM
	10			50			90		GDI_O_IN	D0	RW
	11 12			51 52			91 92		GDI_E_IN GDI_O_OU	D1 D2	RW RW
	13			53			93		GDI_O_OU	D3	RW
	14			54			94		GDI_L_OU	D3	IXVV
	15			55			95			D5	
	16			56			96			D6	
	17			57			97			D7	
	18			58			98		MUX_CR0	D8	RW
	19			59			99		MUX_CR1	D9	RW
	1A			5A			9A		MUX_CR2	DA	RW
	1B			5B			9B		MUX_CR3	DB	RW
	1C			5C			9C			DC	
	1D			5D			9D		OSC_GO_EN	DD	RW
	1E			5E			9E		OSC_CR4	DE	RW
DDDOOFN	1F	DW	OLIK ODO	5F	DW.		9F		OSC_CR3 OSC_CR0	DF	RW RW
DBB00FN DBB00IN	20	RW RW	CLK_CR0 CLK_CR1	60 61	RW RW		A0 A1		OSC_CR0 OSC_CR1	E0 E1	RW
DBB00IN DBB00OU	22	RW	ABF_CR0	62	RW		A2		OSC_CR2	E2	RW
DBB0000	23	IXVV	AMD_CR0	63	RW		A3		VLT_CR	E3	RW
DBB01FN	24	RW	CMP GO EN	64	RW		A4		VLT CMP	E4	R
DBB01IN	25	RW		65			A5		ADC0_TR	E5	RW
DBB01OU	26	RW	AMD_CR1	66	RW		A6		ADC1_TR	E6	RW
	27		ALT_CR0	67	RW		A7			E7	
DCB02FN	28	RW		68			A8		IMO_TR	E8	W
DCB02IN	29	RW		69			A9		ILO_TR	E9	W
DCB02OU	2A	RW		6A			AA		BDG_TR	EA	RW
	2B		CLK_CR3	6B	RW		AB		ECO_TR	EB	W
DCB03FN	2C	RW	TMP0_DR	6C	RW		AC			EC	
DCB03IN DCB03OU	2D 2E	RW RW	TMP1_DR TMP2_DR	6D 6E	RW RW		AD AE			ED EE	
DCB0300	2F	KVV	TMP3_DR	6F	RW		AF			EF	
	30	1	11VII 0_DIX	70	1744	RDI0RI	B0	RW		F0	
	31			71		RDIOSYN	B1	RW		F1	
	32		ACB00CR1	72	RW	RDIOIS	B2	RW		F2	
	33		ACB00CR2	73	RW	RDI0LT0	B3	RW	1	F3	
	34			74		RDIOLT1	B4	RW		F4	
	35			75		RDI0RO0	B5	RW		F5	
	36		ACB01CR1	76	RW	RDI0RO1	B6	RW		F6	
	37		ACB01CR2	77	RW	-	B7		CPU_F	F7	RL
	38			78			B8			F8	
	39			79			B9			F9	
	3A			7A			BA		FLS_PR1	FA	RW
	3B			7B			BB			FB	
	3C			7C 7D			BC		DAC OB	FC	DIM
	3D 3E	-		7D 7E	-		BD BE	-	DAC_CR CPU_SCR1	FD FE	RW #
	3F	-		7F		1	BF		CPU_SCR1	FF	#
Diami, fields an		lad and	should not be ac		<u> </u>	# Access is bit		<u> </u>	31 0_3010	<u> </u>	1"

Blank fields are Reserved and should not be accessed.

Access is bit specific.


3. Electrical Specifications



This chapter presents the DC and AC electrical specifications of the CY8C21x34 PSoC device. For the most up to date electrical specifications, confirm that you have the most recent data sheet by going to the web at http://www.cypress.com/psoc.

Specifications are valid for -40°C ≤ TA ≤ 85°C and TJ ≤ 100°C as specified, except where noted.

Refer to Table 3-14 for the electrical specifications on the internal main oscillator (IMO) using SLIMO mode.



5.25

SLIMO Mode=1

4.75

3.60

SLIMO Mode=1

SLIMO Mode=0

SLIMO Mode=1

SLIMO Mode=1

Mode=1

93 kHz

6 MHz

12 MHz

12 MHz

12 MHz

14 MHz

15 MHz

15 MHz

16 MHz

17 MHz

18 MHz

Figure 3-1a. Voltage versus CPU Frequency

Figure 3-1b. IMO Frequency Trim Options

The following table lists the units of measure that are used in this chapter.

Table 3-1: Units of Measure

Symbol	Unit of Measure	Symbol	Unit of Measure
°C	degree Celsius	μW	micro watts
dB	decibels	mA	milli-ampere
fF	femto farad	ms	milli-second
Hz	hertz	mV	milli-volts
KB	1024 bytes	nA	nano ampere
Kbit	1024 bits	ns	nanosecond
kHz	kilohertz	nV	nanovolts
kΩ	kilohm	Ω	ohm
MHz	megahertz	pA	pico ampere
MΩ	megaohm	pF	pico farad
μΑ	micro ampere	pp	peak-to-peak
μF	micro farad	ppm	parts per million
μΗ	micro henry	ps	picosecond
μs	microsecond	sps	samples per second
μV	micro volts	σ	sigma: one standard deviation
μVrms	micro volts root-mean-square	V	volts

3.1 Absolute Maximum Ratings

Table 3-2. Absolute Maximum Ratings

Symbol	Description	Min	Тур	Max	Units	Notes
T _{STG}	Storage Temperature	-55	-	+100	°C	Higher storage temperatures will reduce data retention time.
TA	Ambient Temperature with Power Applied	-40	_	+85	°C	
Vdd	Supply Voltage on Vdd Relative to Vss	-0.5	_	+6.0	V	
V _{IO}	DC Input Voltage	Vss - 0.5	_	Vdd + 0.5	V	
V _{IOZ}	DC Voltage Applied to Tri-state	Vss - 0.5	_	Vdd + 0.5	V	
Імю	Maximum Current into any Port Pin	-25	_	+50	mA	
ESD	Electro Static Discharge Voltage	2000	_	-	V	Human Body Model ESD
LU	Latch-up Current	-	_	200	mA	

3.2 Operating Temperature

Table 3-3. Operating Temperature

Symbol	Description	Min	Тур	Max	Units	Notes
TA	Ambient Temperature	-40	-	+85	°C	
TJ	Junction Temperature	-40	_	+100		The temperature rise from ambient to junction is package specific. See "Thermal Impedances" on page 32. The user must limit the power consumption to comply with this requirement.

3.3 DC Electrical Characteristics

3.3.1 DC Chip-Level Specifications

Table 3-4. DC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
Vdd	Supply Voltage	2.40	-	5.25	V	See table titled "DC POR and LVD Specifications" on page 20.
I _{DD}	Supply Current, IMO = 24 MHz	-	2	4	mA	Conditions are Vdd = 5.0V, T _A = 25°C, CPU = 3 MHz, 48 MHz disabled. VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 0.366 kHz.
I _{DD3}	Supply Current, IMO = 6 MHz using SLIMO mode.	-	1	2	mA	Conditions are Vdd = 3.3V, T _A = 25°C, CPU = 3 MHz, clock doubler disabled. VC1 = 375 kHz, VC2 = 23.4 kHz, VC3 = 0.091 kHz.
I _{DD27}	Supply Current, IMO = 6 MHz using SLIMO mode.	-	0.8	1.5	mA	Conditions are Vdd = 2.55V, T _A = 25°C, CPU = 3 MHz, clock doubler disabled. VC1 = 375 kHz, VC2 = 23.4 kHz, VC3 = 0.091 kHz.
I _{SB27}	Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and internal slow oscillator active. Mid temperature range.	-	0.95	2	μΑ	$Vdd = 2.55V, 0^{\circ}C \le T_A \le 40^{\circ}C.$
I _{SB}	Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and internal slow oscillator active.	-	2.5	5	μА	$Vdd = 3.3V, -40°C \le T_A \le 85°C.$
V _{REF}	Reference Voltage (Bandgap)	1.28	1.30	1.32	V	Trimmed for appropriate Vdd. Vdd = 3.0V to 5.25V.
V _{REF27}	Reference Voltage (Bandgap)	1.16	1.30	1.33	V	Trimmed for appropriate Vdd. Vdd = 2.4V to 3.0V.
AGND	Analog Ground	± 0.003	V _{REF}	± 0.003	V	

3.3.2 DC General Purpose IO Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 2.4V to 3.0V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at $25^{\circ}C$ and are for design guidance only.

Table 3-5. 5V and 3.3V DC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R _{PU}	Pull up Resistor	4	5.6	8	kΩ	
R _{PD}	Pull down Resistor	4	5.6	8	kΩ	
Voн	High Output Level	Vdd - 1.0	-	-	V	IOH = 10 mA, Vdd = 4.75 to 5.25V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])).
VoL	Low Output Level	-	-	0.75	V	IOL = 25 mA, Vdd = 4.75 to 5.25V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])).
VIL	Input Low Level	-	-	0.8	V	Vdd = 3.0 to 5.25
VIH	Input High Level	2.1	_		V	Vdd = 3.0 to 5.25
VH	Input Hysteresis	-	60	_	mV	
I _{IL}	Input Leakage (Absolute Value)	-	1	_	nA	Gross tested to 1 μA.
C _{IN}	Capacitive Load on Pins as Input	_	3.5	10	pF	Package and pin dependent. Temp = 25°C.
Cout	Capacitive Load on Pins as Output	-	3.5	10	pF	Package and pin dependent. Temp = 25°C.

Table 3-6. 2.7V DC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R _P U	Pull up Resistor	4	5.6	8	kΩ	
R _{PD}	Pull down Resistor	4	5.6	8	kΩ	
Voн	High Output Level	Vdd - 0.4	-	-	V	IOH = 2.5 mA (6.25 Typ), Vdd = 2.4 to 3.0V (16 mA maximum, 50 mA Typ combined IOH budget).
V _{OL}	Low Output Level	-	-	0.75	V	IOL = 10 mA, Vdd = 2.4 to 3.0V (90 mA maximum combined IOL budget).
V _{IL}	Input Low Level	-	-	0.8	٧	Vdd = 2.4 to 3.0
V _{IH}	Input High Level	2.0	-	-	V	Vdd = 2.4 to 3.0
VH	Input Hysteresis	-	90	-	mV	
I _{IL}	Input Leakage (Absolute Value)	-	1	-	nA	Gross tested to 1 μA.
C _{IN}	Capacitive Load on Pins as Input	-	3.5	10	pF	Package and pin dependent. Temp = 25°C.
Cout	Capacitive Load on Pins as Output	-	3.5	10	pF	Package and pin dependent. Temp = 25°C.

3.3.3 DC Operational Amplifier Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 2.4V to 3.0V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V, 3.3V, or 2.7V at $25^{\circ}C$ and are for design guidance only.

Table 3-7. 5V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
Vosoa	Input Offset Voltage (absolute value)	-	2.5	15	mV	
TCV _{OSOA}	Average Input Offset Voltage Drift	-	10	-	μV/oC	
I _{EBOA}	Input Leakage Current (Port 0 Analog Pins)	_	200	-	pA	Gross tested to 1 μA.
CINOA	Input Capacitance (Port 0 Analog Pins)	-	4.5	9.5	pF	Package and pin dependent. Temp = 25°C.
Vсмоа	Common Mode Voltage Range	0.0	-	Vdd - 1	V	The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
GOLOA	Open Loop Gain	80	-	-	dB	
Isoa	Amplifier Supply Current	_	10	30	μΑ	

Table 3-8. 3.3V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
Vosoa	Input Offset Voltage (absolute value)	-	2.5	15	mV	
TCV _{OSOA}	Average Input Offset Voltage Drift	-	10	_	μV/oC	
І ЕВОА	Input Leakage Current (Port 0 Analog Pins)	-	200	_	pA	Gross tested to 1 μA.
CINOA	Input Capacitance (Port 0 Analog Pins)	-	4.5	9.5	pF	Package and pin dependent. Temp = 25°C.
Vсмоа	Common Mode Voltage Range	0	-	Vdd - 1	V	The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
GOLOA	Open Loop Gain	80	_	_	dB	
ISOA	Amplifier Supply Current	-	10	30	μΑ	

Table 3-9. 2.7V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
Vosoa	Input Offset Voltage (absolute value)	-	2.5	15	mV	
TCV _{OSOA}	Average Input Offset Voltage Drift	-	10	-	μV/oC	
I _{EBOA}	Input Leakage Current (Port 0 Analog Pins)	-	200	-	pA	Gross tested to 1 μA.
CINOA	Input Capacitance (Port 0 Analog Pins)	-	4.5	9.5	pF	Package and pin dependent. Temp = 25°C.
Vсмоа	Common Mode Voltage Range	0	_	Vdd - 1	V	The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
GOLOA	Open Loop Gain	80	_	-	dB	
I _{SOA}	Amplifier Supply Current	-	10	30	μΑ	

3.3.4 DC Switch Mode Pump Specifications

Table 3-10. DC Switch Mode Pump (SMP) Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{PUMP} 5V	5V Output Voltage from Pump	4.75	5.0	5.25	V	Configuration of footnote ^a . Average, neglecting ripple. SMP trip voltage is set to 5.0V.
VPUMP 3V	3.3V Output Voltage from Pump	3.00	3.25	3.60	V	Configuration of footnote ^a . Average, neglecting ripple. SMP trip voltage is set to 3.25V.
V _{PUMP} 2V	2.6V Output Voltage from Pump	2.45	2.55	2.80	V	Configuration of footnote ^a . Average, neglecting ripple. SMP trip voltage is set to 2.55V.
I _{PUMP}	Available Output Current					Configuration of footnote ^a .
	V _{BAT} = 1.8V, V _{PUMP} = 5.0V	5	-	-	mA	SMP trip voltage is set to 5.0V.
	V _{BAT} = 1.5V, V _{PUMP} = 3.25V	8	-	-	mA	SMP trip voltage is set to 3.25V.
	$V_{BAT} = 1.3V, V_{PUMP} = 2.55V$	8	-	-	mA	SMP trip voltage is set to 2.55V.
V _{BAT} 5V	Input Voltage Range from Battery	1.8	-	5.0	V	Configuration of footnote ^a . SMP trip voltage is set to 5.0V.
V _{BAT} 3V	Input Voltage Range from Battery	1.0	-	3.3	V	Configuration of footnote ^a . SMP trip voltage is set to 3.25V.
V _{BAT} 2V	Input Voltage Range from Battery	1.0	-	2.8	V	Configuration of footnote ^a . SMP trip voltage is set to 2.55V.
VBATSTART	Minimum Input Voltage from Battery to Start Pump	1.2	_	_	V	Configuration of footnote a. $0 \circ C \le T_A \le 100$. 1.25V at $T_A = -40 \circ C$.
ΔVPUMP_Line	Line Regulation (over Vi range)	-	5	-	%Vo	Configuration of footnote ^a . Vo is the "Vdd Value for PUMP Trip" specified by the VM[2:0] setting in the DC POR and LVD Specification, Table 3-12 on page 20.
ΔVPUMP_Load	Load Regulation	-	5	_	%Vo	Configuration of footnote ^a . V _O is the "Vdd Value for PUMP Trip" specified by the VM[2:0] setting in the DC POR and LVD Specification, Table 3-12 on page 20.
ΔV_{PUMP_Ripple}	Output Voltage Ripple (depends on cap/load)	_	100	_	mVpp	Configuration of footnote a. Load is 5 mA.
E ₃	Efficiency	35	50	-	%	Configuration of footnote a. Load is 5 mA. SMP trip voltage is set to 3.25V.
E ₂	Efficiency	35	80	-	%	For I load = 1mA, V _{PUMP} = 2.55V, V _{BAT} = 1.3V, 10 uH inductor, 1 uF capacitor, and Schottky diode.
F _{PUMP}	Switching Frequency	_	1.3	_	MHz	
DC _{PUMP}	Switching Duty Cycle	_	50	_	%	

a. $L_1 = 2 \mu H$ inductor, $C_1 = 10 \mu F$ capacitor, $D_1 = S$ chottky diode. See Figure 3-2.




Figure 3-2. Basic Switch Mode Pump Circuit

3.3.5 DC Analog Mux Bus Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 2.4V to 3.0V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V, 3.3V, or 2.7V at $25^{\circ}C$ and are for design guidance only.

Table 3-11. DC Analog Mux Bus Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
Rsw	Switch Resistance to Common Analog Bus	-	_	400 800	Ω Ω	$Vdd \ge 2.7V$ $2.4V \le Vdd \le 2.7V$
R _{VDD}	Resistance of Initialization Switch to Vdd	-	_	800	Ω	

3.3.6 DC POR and LVD Specifications

Table 3-12. DC POR and LVD Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
	Vdd Value for PPOR Trip					Vdd must be ≥ 2.5V during startup, reset
VPPOR0	PORLEV[1:0] = 00b		2.36	2.40	V	from XRES pin, or reset from watchdog.
VPPOR1	PORLEV[1:0] = 01b	_	2.82	2.95	V	
VPPOR2	PORLEV[1:0] = 10b		4.55	4.70	V	
	Vdd Value for LVD Trip					
VLVD0	VM[2:0] = 000b	2.40	2.45	2.51a	V	
V _{LVD1}	VM[2:0] = 001b	2.85	2.92	2.99b	V	
VLVD2	VM[2:0] = 010b	2.95	3.02	3.09	V	
V _{LVD3}	VM[2:0] = 011b	3.06	3.13	3.20	V	
VLVD4	VM[2:0] = 100b	4.37	4.48	4.55	V	
V _{LVD5}	VM[2:0] = 101b	4.50	4.64	4.75	V	
V _{LVD6}	VM[2:0] = 110b	4.62	4.73	4.83	V	
V _{LVD7}	VM[2:0] = 111b	4.71	4.81	4.95	V	
	Vdd Value for PUMP Trip					
V _{PUMP0}	VM[2:0] = 000b	2.45	2.55	2.62 ^c	V	
V _{PUMP1}	VM[2:0] = 001b	2.96	3.02	3.09	V	
V _{PUMP2}	VM[2:0] = 010b	3.03	3.10	3.16	V	
V _{PUMP3}	VM[2:0] = 011b	3.18	3.25	3.32 ^d	V	
V _{PUMP4}	VM[2:0] = 100b	4.54	4.64	4.74	V	
V _{PUMP5}	VM[2:0] = 101b	4.62	4.73	4.83	V	
V _{PUMP6}	VM[2:0] = 110b	4.71	4.82	4.92	V	
V _{PUMP7}	VM[2:0] = 111b	4.89	5.00	5.12	V	

a. Always greater than 50 mV above V_{PPOR} (PORLEV = 00) for falling supply.

b. Always greater than 50 mV above V_{PPOR} (PORLEV = 01) for falling supply.

c. Always greater than 50 mV above V_{LVD0}.

d. Always greater than 50 mV above V_{LVD3}.

3.3.7 DC Programming Specifications

Table 3-13. DC Programming Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
Vdd _{IWRITE}	Minimum Supply Voltage for Flash Write Operations	2.70	-	_	V	
I _{DDP}	Supply Current During Programming or Verify	-	5	25	mA	
VILP	Input Low Voltage During Programming or Verify	-	-	0.8	V	
VIHP	Input High Voltage During Programming or Verify	2.2	-	-	V	
I _{ILP}	Input Current when Applying Vilp to P1[0] or P1[1] During Programming or Verify	-	-	0.2	mA	Driving internal pull-down resistor.
I _{IHP}	Input Current when Applying Vihp to P1[0] or P1[1] During Programming or Verify	-	-	1.5	mA	Driving internal pull-down resistor.
Volv	Output Low Voltage During Programming or Verify	-	-	Vss + 0.75	V	
Vohv	Output High Voltage During Programming or Verify	Vdd - 1.0	-	Vdd	V	
Flashenpb	Flash Endurance (per block)	50,000	-	_	_	Erase/write cycles per block.
Flashent	Flash Endurance (total) ^a	1,800,000	-	_	-	Erase/write cycles.
Flash _{DR}	Flash Data Retention	10	_	_	Years	

a. A maximum of 36 x 50,000 block endurance cycles is allowed. This may be balanced between operations on 36x1 blocks of 50,000 maximum cycles each, 36x2 blocks of 25,000 maximum cycles each, or 36x4 blocks of 12,500 maximum cycles each (to limit the total number of cycles to 36x50,000 and that no single block ever sees more than 50,000 cycles).

For the full industrial range, the user must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015 at http://www.cypress.com under Application Notes for more information.

3.4 AC Electrical Characteristics

3.4.1 AC Chip-Level Specifications

Table 3-14. 5V and 3.3V AC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
FIMO24	Internal Main Oscillator Frequency for 24 MHz	23.4	24	24.6a,b,c	MHz	Trimmed for 5V or 3.3V operation using factory trim values. See Figure 3-1b on page 15. SLIMO Mode = 0.
FIMO6	Internal Main Oscillator Frequency for 6 MHz	5.85	6	6.35 ^{a,b,c}	MHz	Trimmed for 5V or 3.3V operation using factory trim values. See Figure 3-1b on page 15. SLIMO Mode = 1.
F _{CPU1}	CPU Frequency (5V Nominal)	0.93	24	24.6a,b	MHz	
FCPU2	CPU Frequency (3.3V Nominal)	0.93	12	12.3 ^{b,c}	MHz	
F _{BLK5}	Digital PSoC Block Frequency (5V Nominal)	0	48	49.2a,b,d	MHz	Refer to the AC Digital Block Specifications below.
F _{BLK33}	Digital PSoC Block Frequency (3.3V Nominal)	0	24	24.6 ^{b,d}	MHz	
F _{32K1}	Internal Low Speed Oscillator Frequency	15	32	64	kHz	
Jitter32k	32 kHz Period Jitter	_	100		ns	
T _{XRST}	External Reset Pulse Width	10	-	-	μs	
DC24M	24 MHz Duty Cycle	40	50	60	%	
Step24M	24 MHz Trim Step Size	-	50	-	kHz	
Fout48M	48 MHz Output Frequency	46.8	48.0	49.2a,c	MHz	Trimmed. Utilizing factory trim values.
Jitter24M1	24 MHz Period Jitter (IMO)	_	600		ps	
F _{MAX}	Maximum frequency of signal on row input or row output.	_	-	12.3	MHz	
T _{RAMP}	Supply Ramp Time	0	-	-	μs	

a. 4.75V < Vdd < 5.25V.

Table 3-15. 2.7V AC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
FIMO12	Internal Main Oscillator Frequency for 12 MHz	11.5	12	12.7 ^{a,b,c}	MHz	Trimmed for 2.7V operation using factory trim values. See Figure 3-1b on page 15. SLIMO = 1.
FIMO6	Internal Main Oscillator Frequency for 6 MHz	5.75	6	6.35 ^{a,b,c}	MHz	Trimmed for 2.7V operation using factory trim values. See Figure 3-1b on page 15. SLIMO = 1.
FCPU1	CPU Frequency (2.7V Nominal)	0.093	3	3.15 ^{a,b}	MHz	
F _{BLK27}	Digital PSoC Block Frequency (2.7V Nominal)	0	12	12.5 ^{a,b,c}	MHz	Refer to the AC Digital Block Specifications below.
F _{32K1}	Internal Low Speed Oscillator Frequency	8	32	96	kHz	
Jitter32k	32 kHz Period Jitter	-	150		ns	
T _{XRST}	External Reset Pulse Width	10	-	-	μs	
F _{MAX}	Maximum frequency of signal on row input or row output.	-	-	12.3	MHz	
T _{RAMP}	Supply Ramp Time	0	-	-	μs	

a. 2.4V < Vdd < 3.0V.

b. Accuracy derived from Internal Main Oscillator with appropriate trim for Vdd range.

c. 3.0V < Vdd < 3.6V. See Application Note AN2012 "Adjusting PSoC Microcontroller Trims for Dual Voltage-Range Operation" for information on trimming for operation at 3.3V.

d. See the individual user module data sheets for information on maximum frequencies for user modules.

b. Accuracy derived from Internal Main Oscillator with appropriate trim for Vdd range.

c. See Application Note AN2012 "Adjusting PSoC Microcontroller Trims for Dual Voltage-Range Operation" for information on maximum frequency for user modules.




Figure 3-3. PLL Lock Timing Diagram




Figure 3-4. PLL Lock for Low Gain Setting Timing Diagram



Figure 3-5. 24 MHz Period Jitter (IMO) Timing Diagram



Figure 3-6. 32 kHz Period Jitter (ILO) Timing Diagram

3.4.2 AC General Purpose IO Specifications

Table 3-16. 5V and 3.3V AC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{GPIO}	GPIO Operating Frequency	0	-	12	MHz	Normal Strong Mode
TRiseF	Rise Time, Normal Strong Mode, Cload = 50 pF	3	-	18	ns	Vdd = 4.5 to 5.25V, 10% - 90%
TFallF	Fall Time, Normal Strong Mode, Cload = 50 pF	2	-	18	ns	Vdd = 4.5 to 5.25V, 10% - 90%
TRiseS	Rise Time, Slow Strong Mode, Cload = 50 pF	10	27	-	ns	Vdd = 3 to 5.25V, 10% - 90%
TFallS	Fall Time, Slow Strong Mode, Cload = 50 pF	10	22	-	ns	Vdd = 3 to 5.25V, 10% - 90%

Table 3-17. 2.7V AC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{GPIO}	GPIO Operating Frequency	0	-	3	MHz	Normal Strong Mode
TRiseF	Rise Time, Normal Strong Mode, Cload = 50 pF	6	_	50	ns	Vdd = 2.4 to 3.0V, 10% - 90%
TFallF	Fall Time, Normal Strong Mode, Cload = 50 pF	6	-	50	ns	Vdd = 2.4 to 3.0V, 10% - 90%
TRiseS	Rise Time, Slow Strong Mode, Cload = 50 pF	18	40	120	ns	Vdd = 2.4 to 3.0V, 10% - 90%
TFallS	Fall Time, Slow Strong Mode, Cload = 50 pF	18	40	120	ns	Vdd = 2.4 to 3.0V, 10% - 90%




Figure 3-7. GPIO Timing Diagram

3.4.3 AC Operational Amplifier Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 2.4V to 3.0V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V, 3.3V, or 2.7V at $25^{\circ}C$ and are for design guidance only.

Table 3-18. AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T _{COMP}	Comparator Mode Response Time, 50 mV Overdrive			100 200	ns ns	Vdd ≥ 3.0V. 2.4V < Vcc < 3.0V.

3.4.4 AC Analog Mux Bus Specifications

Table 3-19. AC Analog Mux Bus Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
Fsw	Switch Rate	-	_	3.17	MHz	

3.4.5 AC Digital Block Specifications

Table 3-20. 5V and 3.3V AC Digital Block Specifications

Function	Description	Min	Тур	Max	Units	Notes
All	Maximum Block Clocking Frequency (> 4.75V)			49.2	MHz	4.75V < Vdd < 5.25V.
Functions	Maximum Block Clocking Frequency (< 4.75V)			24.6	MHz	3.0V < Vdd < 4.75V.
Timer	Capture Pulse Width	50a	-	-	ns	
	Maximum Frequency, No Capture	-	_	49.2	MHz	4.75V < Vdd < 5.25V.
	Maximum Frequency, With or Without Capture	-	-	24.6	MHz	
Counter	Enable Pulse Width	50	-	-	ns	
	Maximum Frequency, No Enable Input	-	_	49.2	MHz	4.75V < Vdd < 5.25V.
	Maximum Frequency, Enable Input	-	_	24.6	MHz	
Dead Band	Kill Pulse Width:					
	Asynchronous Restart Mode	20	-	-	ns	
	Synchronous Restart Mode	50	-	-	ns	
	Disable Mode	50	-	-	ns	
	Maximum Frequency	-	-	49.2	MHz	4.75V < Vdd < 5.25V.
CRCPRS (PRS Mode)	Maximum Input Clock Frequency	-	-	49.2	MHz	4.75V < Vdd < 5.25V.
CRCPRS (CRC Mode)	Maximum Input Clock Frequency	-	_	24.6	MHz	
SPIM	Maximum Input Clock Frequency	-	_	8.2	MHz	Maximum data rate at 4.1 MHz due to 2 x over clocking.
SPIS	Maximum Input Clock Frequency	-	_	4.1	MHz	
	Width of SS_ Negated Between Transmissions	50	_	-	ns	
Transmitter	Maximum Input Clock Frequency	-	_	24.6	MHz	Maximum data rate at 3.08 MHz due to 8 x over clocking.
Receiver	Maximum Input Clock Frequency	-	-	24.6	MHz	Maximum data rate at 3.08 MHz due to 8 x over clocking.

a. 50 ns minimum input pulse width is based on the input synchronizers running at 12 MHz (84 ns nominal period).

Table 3-21. 2.7V AC Digital Block Specifications

Function	Description	Min	Тур	Max	Units	Notes
All Functions	Maximum Block Clocking Frequency			12.7	MHz	2.4V < Vdd < 3.0V.
Timer	Capture Pulse Width	100a	-	_	ns	
	Maximum Frequency, With or Without Capture	-	-	12.7	MHz	
Counter	Enable Pulse Width	100	_	_	ns	
	Maximum Frequency, No Enable Input	-	_	12.7	MHz	
	Maximum Frequency, Enable Input	-	-	12.7	MHz	
Dead Band	Kill Pulse Width:					
	Asynchronous Restart Mode	20	-	_	ns	
	Synchronous Restart Mode	100	_	_	ns	
	Disable Mode	100	-	_	ns	
	Maximum Frequency	-	-	12.7	MHz	
CRCPRS (PRS Mode)	Maximum Input Clock Frequency	-	-	12.7	MHz	
CRCPRS (CRC Mode)	Maximum Input Clock Frequency	-	-	12.7	MHz	
SPIM	Maximum Input Clock Frequency	-	-	6.35	MHz	Maximum data rate at 3.17 MHz due to 2 x over clocking.

Table 3-21. 2.7V AC Digital Block Specifications (continued)

SPIS	Maximum Input Clock Frequency	_	_	4	ns	
	Width of SS_ Negated Between Transmissions	100	_	_	ns	
Transmitter	Maximum Input Clock Frequency	-	-	12.7	MHz	Maximum data rate at 1.59 MHz due to 8 x over clocking.
Receiver	Maximum Input Clock Frequency	-	-	12.7	MHz	Maximum data rate at 1.59 MHz due to 8 x over clocking.

a. 100 ns minimum input pulse width is based on the input synchronizers running at 12 MHz (84 ns nominal period).

3.4.6 AC External Clock Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V, 3.3V, or 2.7V at $25^{\circ}C$ and are for design guidance only.

Table 3-22. 5V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
FOSCEXT	Frequency	0.093	_	24.6	MHz	
_	High Period	20.6	_	5300	ns	
_	Low Period	20.6	_	_	ns	
_	Power Up IMO to Switch	150	_	_	μs	

Table 3-23. 3.3V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
FOSCEXT	Frequency with CPU Clock divide by 1	0.093	_	12.3	MHz	Maximum CPU frequency is 12 MHz at 3.3V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.
FOSCEXT	Frequency with CPU Clock divide by 2 or greater	0.186	-	24.6	MHz	If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider will ensure that the fifty percent duty cycle requirement is met.
_	High Period with CPU Clock divide by 1	41.7	-	5300	ns	
-	Low Period with CPU Clock divide by 1	41.7	-	_	ns	
-	Power Up IMO to Switch	150	-	_	μs	

Table 3-24. 2.7V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
FOSCEXT	Frequency with CPU Clock divide by 1	0.093	_	3.08	MHz	Maximum CPU frequency is 3 MHz at 2.7V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.
FOSCEXT	Frequency with CPU Clock divide by 2 or greater	0.186	-	6.35	MHz	If the frequency of the external clock is greater than 3 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider will ensure that the fifty percent duty cycle requirement is met.
_	High Period with CPU Clock divide by 1	160	_	5300	ns	
_	Low Period with CPU Clock divide by 1	160	_	_	ns	
_	Power Up IMO to Switch	150	_	_	μs	

3.4.7 AC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V, 3.3V, or 2.7V at 25°C and are for design guidance only.

Table 3-25. AC Programming Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T _{RSCLK}	Rise Time of SCLK	1	-	20	ns	
T _{FSCLK}	Fall Time of SCLK	1	-	20	ns	
TSSCLK	Data Set up Time to Falling Edge of SCLK	40	_	_	ns	
THSCLK	Data Hold Time from Falling Edge of SCLK	40	-	-	ns	
FSCLK	Frequency of SCLK	0	-	8	MHz	
T _{ERASEB}	Flash Erase Time (Block)	-	15	-	ms	
TWRITE	Flash Block Write Time	-	30	-	ms	
T _{DSCLK}	Data Out Delay from Falling Edge of SCLK	-	-	45	ns	3.6 < Vdd
T _{DSCLK3}	Data Out Delay from Falling Edge of SCLK	-	_	50	ns	3.0 ≤ Vdd ≤ 3.6
T _{DSCLK2}	Data Out Delay from Falling Edge of SCLK	-	_	70	ns	2.4 ≤ Vdd ≤ 3.0

3.4.8 AC I²C Specifications

Table 3-26. AC Characteristics of the I²C SDA and SCL Pins for Vdd ≥ 3.0V

		Standard Mode		Fast	Fast Mode		
Symbol	Description	Min	Max	Min Max		Units	Notes
F _{SCLI2C}	SCL Clock Frequency	0	100	0	400	kHz	
THDSTAI2C	Hold Time (repeated) START Condition. After this period, the first clock pulse is generated.	4.0	-	0.6	-	μs	
T _{LOWI2C}	LOW Period of the SCL Clock	4.7	-	1.3	-	μs	
T _{HIGHI2C}	HIGH Period of the SCL Clock		-	0.6	-	μs	
T _{SUSTAI2C}	Set-up Time for a Repeated START Condition	4.7	-	0.6	-	μs	
T _{HDDATI2} C	Data Hold Time	0	-	0	-	μs	
T _{SUDATI2} C	Data Set-up Time	250	-	100a	-	ns	
T _{SUSTOI2C}	Set-up Time for STOP Condition		-	0.6	_	μs	
T _{BUF12} C	Bus Free Time Between a STOP and START Condition	4.7	-	1.3	_	μs	
T _{SPI2C}	Pulse Width of spikes are suppressed by the input filter.	-	-	0	50	ns	

a. A Fast-Mode I2C-bus device can be used in a Standard-Mode I2C-bus system, but the requirement t_{SU:DAT} ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t_{rmax} + t_{SU:DAT} = 1000 + 250 = 1250 ns (according to the Standard-Mode I2C-bus specification) before the SCL line is released.

Table 3-27. 2.7V AC Characteristics of the I²C SDA and SCL Pins (Fast Mode not Supported)

		Standard Mode		Fast Mode			
Symbol	Description	Min	Max	Min	Min Max		Notes
F _{SCLI2C}	SCL Clock Frequency	0	100	_	-	kHz	
T _{HDSTAI2C}	Hold Time (repeated) START Condition. After this period, the first clock pulse is generated.	4.0	-	-	_	μs	
T _{LOWI2C}	LOW Period of the SCL Clock	4.7	-	-	-	μs	
THIGHI2C	HIGH Period of the SCL Clock	4.0	-	_	-	μs	
TSUSTAI2C	Set-up Time for a Repeated START Condition	4.7	-	_	-	μs	
T _{HDDATI2C}	Data Hold Time	0	-	_	-	μs	

Table 3-27. 2.7V AC Characteristics of the I²C SDA and SCL Pins (Fast Mode not Supported) (continued)

		Standa	rd Mode	Fast	Mode		
Symbol	Description	Min Max Min Max				Units	Notes
TSUDATI2C	Data Set-up Time	250	-	-	-	ns	
Tsustoi2C	Set-up Time for STOP Condition	4.0	-	-	-	μs	
T _{BUFI2C}	Bus Free Time Between a STOP and START Condition	4.7	-	-	-	μs	
T _{SPI2C}	Pulse Width of spikes are suppressed by the input filter.	-	_	_	_	ns	




Figure 3-8. Definition for Timing for Fast/Standard Mode on the I²C Bus

4. Packaging Information



This chapter illustrates the packaging specifications for the CY8C21x34 PSoC device, along with the thermal impedances for each package.

Important Note Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the document titled *PSoC Emulator Pod Dimensions* at http://www.cypress.com/support/link.cfm?mr=poddim.

4.1 Packaging Dimensions




Figure 4-1. 16-Lead (150-Mil) SOIC




Figure 4-2. 20-Lead (210-MIL) SSOP





Figure 4-3. 28-Lead (210-Mil) SSOP



51-85188 **

Figure 4-4. 32-Lead (5x5 mm) MLF

4.2 Thermal Impedances

Table 4-1. Thermal Impedances per Package

Package	Typical $\theta_{JA}^{\ *}$
16 SOIC	96 °C/W
20 SSOP	95 °C/W
28 SSOP	101 °C/W
32 MLF	22 °C/W

^{*} $T_J = T_A + Power \times \theta_{JA}$

5. Ordering Information




The following table lists the CY8C21x34 PSoC device family's key package features and ordering codes.

CY8C21x34 PSoC Device Key Features and Ordering Information

Package	Ordering Code	Flash (Kbytes)	SRAM (Bytes)	Switch Mode Pump	Temperature Range	Digital Blocks (Rows of 4)	Analog Blocks	Digital IO Pins	Analog Inputs ^a	Analog Outputs	XRES Pin
16 Pin (150-Mil) SOIC	CY8C21234-24SXI	8	512	Yes	-40°C to +85°C	4	4	12	12 ^a	0	No
16 Pin (150-Mil) SOIC (Tape and Reel)	CY8C21234-24SXIT		512	Yes	-40°C to +85°C	4	4	12	12 ^a	0	No
20 Pin (300-Mil) SSOP	(300-Mil) SSOP CY8C21334-24PVXI		512	No	-40°C to +85°C	4	4	16	16 ^a	0	Yes
20 Pin (300-Mil) SSOP (Tape and Reel)	CY8C21334-24PVXIT	8	512	No	-40°C to +85°C	4	4	16	16 ^a	0	Yes
28 Pin (210-Mil) SSOP	CY8C21534-24PVXI	8	512	No	-40°C to +85°C	4	4	24	24 ^a	0	Yes
28 Pin (210-Mil) SSOP (Tape and Reel)	CY8C21534-24PVXIT	8	512	No	-40°C to +85°C	4	4	24	24 ^a	0	Yes
32 Pin (5x5) MLF ^b	CY8C21434-24LFXI	8	512	No	-40°C to +85°C	4	4	28	28 ^a	0	Yes
32 Pin (5x5) MLF ^b (Tape and Reel)	CY8C21434-24LFXIT	8	512	No	-40°C to +85°C	4	4	28	28 ^a	0	Yes
32 Pin (5x5) MLF ^b	CY8C21634-24LFXI	8	512	Yes	-40°C to +85°C	4	4	26	26 ^a	0	Yes
32 Pin (5x5) MLF ^b (Tape and Reel)	32 Pin (5x5) MLF b CY8C21634-24LFXIT		512	Yes	-40°C to +85°C	4	4	26	26 ^a	0	Yes

a. All Digital IO Pins also connect to the common analog mux.

5.1 Ordering Code Definitions



b. Refer to the "32-Pin Part Pinout" on page 11 for pin differences.

6. Sales and Service Information



To obtain information about Cypress MicroSystems or PSoC sales and technical support, reference the following information or go to the section titled "Getting Started" on page 4 in this document.

Cypress MicroSystems

2700 162nd Street SW Building D Lynnwood, WA 98037

Phone: 800.669.0557 Facsimile: 425.787.4641

Web Sites: Company Information - http://www.cypress.com

Sales - http://www.cypress.com/aboutus/sales_locations.cfm

Technical Support - http://www.cypress.com/support/login.cfm

6.1 Revision History

Document Title: CY8C21234, CY8C21334, CY8C21434, CY8C21534, and CY8C21634 PSoC Mixed Signal Array Preliminary Data Sheet Document Number: 38-12025								
Revision	ECN#	Issue Date	Origin of Change	Description of Change				
**	227340	05/19/2004	HMT	New silicon and document (Revision **).				
*A	235992	See ECN	SFV	Updated Overview and Electrical Spec. chapters, along with revisions to the 24-pin pinout part. Revised the register mapping tables. Added a SSOP 28-pin part.				
*B	248572	See ECN	SFV	Changed title to include all part numbers. Changed 28-pin SSOP part number from CY8C21434 to CY8C21534. Changed pin 9 on the 28-pin SSOP from a SMP pin to a Vss pin. Added the SMP block to the block diagram on the first page. Made changes in the Electrical Specifications chapter. Added another 32-pin MLF part: CY8C21634.				
Distributio	Distribution: External/Public Posting: None							

6.2 Copyrights and Code Protection

Copyrights

© Cypress MicroSystems, Inc. 2000 – 2004. All rights reserved. PSoC™, PSoC Designer™, and Programmable System-on-Chip™ are trademarks of Cypress MicroSystems, Inc. All other trademarks or registered trademarks referenced herein are property of the respective corporations.

The information contained herein is subject to change without notice. Cypress MicroSystems assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress MicroSystems product. Nor does it convey or imply any license under patent or other rights. Cypress MicroSystems does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress MicroSystems products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress MicroSystems against all charges. Cypress MicroSystems products are not warranted nor intended to be used for medical, life-support, life-saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress MicroSystems.

Flash Code Protection

Note the following details of the Flash code protection features on Cypress MicroSystems devices.

Cypress MicroSystems products meet the specifications contained in their particular Cypress MicroSystems Data Sheets. Cypress MicroSystems believes that its family of products is one of the most secure families of its kind on the market today, regardless of how they are used. There may be methods, unknown to Cypress MicroSystems, that can breach the code protection features. Any of these methods, to our knowledge, would be dishonest and possibly illegal. Neither Cypress MicroSystems nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Cypress MicroSystems is willing to work with the customer who is concerned about the integrity of their code. Code protection is constantly evolving. We at Cypress MicroSystems are committed to continuously improving the code protection features of our products.