



# **QUAD CHANNEL M-LVDS RECEIVERS**

Check for Samples: SN65MLVD048

#### **FEATURES**

www.ti.com


- Low-Voltage Differential 30-Ω to 55-Ω Line Receivers for Signaling Rates<sup>(1)</sup> up to 250Mbps; Clock Frequencies up to 125MHz
- Type-1 Receiver Incorporates 25 mV of Input **Threshold Hysteresis**
- Type-2 Receiver Provides 100 mV Offset Threshold to Detect Open-Circuit and Idle-Bus **Conditions**
- Wide Receiver Input Common-Mode Voltage Range, -1 V to 3.4 V, Allows 2 V of Ground **Noise**
- Meets or Exceeds the M-LVDS Standard TIA/EIA-899 for Multipoint Topology
- High Input Impedance when V<sub>cc</sub> ≤ 1.5V
- Enhanced ESD Protection: 7 kV HBM on all pins
- 48-Pin 7 X 7 QFN (RGZ)
- The signaling rate of a line is the number of voltage transitions that are made per second, expressed in the units bps (bits per second).

#### APPLICATIONS

- **Parallel Multipoint Data and Clock** Transmission via Backplanes and Cables
- **Cellular Base Stations**
- **Central Office Switches**
- **Network Switches and Routers**

### LOGIC DIAGRAM (POSITIVE LOGIC)

LOGIC DIAGRAM (POSITIVE LOGIC) SN65MLVD048





#### DESCRIPTION

The SN65MLVD048 is a quad-channel M-LVDS receiver. This device is designed in full compliance with the TIA/EIA-899 (M-LVDS) standard, which is optimized to operate at signaling rates up to 250 Mbps. Each receiver channel is controlled by a receive enable ( $\overline{RE}$ ). When  $\overline{RE}$  = low, the corresponding channel is enabled; when RE = high, the corresponding channel is disabled.

The M-LVDS standard defines two types of receivers, designated as Type-1 and Type-2. Type-1 receivers have thresholds centered about zero with 25 mV of hysteresis to prevent output oscillations with loss of input; Type-2 receivers implement a failsafe by using an offset threshold. Receiver outputs are slew rate controlled to reduce EMI and crosstalk effects associated with large current surges.

The devices are characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

SLLS903 – DECEMBER 2009 www.ti.com






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## **PIN FUNCTIONS**

PIN NAME NO.		1/0	DESCRIPTION
		1/0	DESCRIPTION
1R—4R	36, 33, 29, 26	0	Data output from receivers
1A-4A	47, 3, 9, 13	I/O	M-LVDS bus non-inverting input/output
1B-4B	48, 4, 10, 14	I/O	M-LVDS bus inverting input/output
GND	6, 7, 18, 23, 27, 31, 34, 38, 43	I	Circuit ground. ALL GND pins must be connected to ground.
V <sub>CC</sub>	2, 11, 15, 16, 24, 37, 45, 46	ı	Supply voltage. ALL VCC pins must be connected to supply.
1RE-4RE	40, 42, 19, 21	ı	Receiver enable, active low, enables individual receivers. When this pin is left floating, internally this pin will be pulled to logic HIGH.
			Failsafe enable pin. When this pin is left floating, internally this pin will be pulled to logic HIGH.
1FSEN-4FSEN	39, 41, 20, 22	1	This pin enables the Type 2 receiver for the respective channel.
			xFSEN = $L \rightarrow Type 1$ receiver inputs
			xFSEN = $H \rightarrow Type 2$ receiver inputs
			Power Down pin. When this pin is left floating, internally this pin will be pulled to logic LOW.
PDN	30		When PDN is HIGH, the device is powered up.
			When PDN is LOW, the device overrides all other control and powers down. All outputs are Hi-Z
NC	1, 5, 8, 12, 17, 25, 28, 32, 35		Not Connected
NC	44		Not Connected. Internal TI Test pin. This pin must be left unconnected.
PowerPAD™	_		Connected to GND

#### RGZ PACKAGE (TOP VIEW)





www.ti.com SLLS903 – DECEMBER 2009

#### **Table 1. DEVICE FUNCTION TABLE**

	INPUTS <sup>(1)</sup>				
$V_{ID} = V_A - V_B$	PDN	FSEN	RE		R
V <sub>ID</sub> > 35 mV	Н	L	L	Type 1	Н
-35 mV ≤ V <sub>ID</sub> ≤ 35 mV	Н	L	L	Type 1	?
V <sub>ID</sub> < - 35 mV	Н	L	L	Type 1	L
V <sub>ID</sub> > 135 mV	Н	Н	L	Type 2	Н
65 mV ≤ V <sub>ID</sub> ≤ 135 mV	Н	Н	L	Type 2	?
V <sub>ID</sub> < 65 mV	Н	Н	L	Type 2	L
Open Circuit	Н	L	L	Type 1	?
Open Circuit	Н	Н	L	Type 2	L
X	Н	X	Н	Х	Z
Х	Н	Х	OPEN	X	Z
X	L	X	Х	Х	Z

<sup>(1)</sup> H=high level, L=low level, Z=high impedance, X=Don't care, ?=indeterminate

### ORDERING INFORMATION<sup>(1)</sup>

PART NUMBER	FUNCTION	PART MARKING	PACKAGE / CARRIER
SN65MLVD048RGZR	MILVIDS Type 1 and 2 Peggiver	MLVD048	48-Pin QFN / Tape and Reel
SN65MLVD048RGZT	M-LVDS Type 1 and 2 Receiver	MLVD048	48-Pin QFN / Small Tape and Reel

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

# PACKAGE DISSIPATION RATINGS(1)

PACKAGE	PACKAGE PCB TYPE		DERATING FACTOR <sup>(2)</sup> ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 85°C POWER RATING	
40 D' - OFN (DOZ)	Low-K	1298 mW	12.98 mW/°C	519 mW	
48-Pin QFN (RGZ)	High-K	3448 mW	34.48 mW/°C	1379 mW	

- (1) The thermal dissipations are in the consideration of soldering down the powerPAD without via on each type of boards.
- (2) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

## THERMAL CHARACTERISTICS

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{\theta JB}$	Junction-to-board thermal resistance			9		°C/W
$R_{\theta JC}$	Junction-to-case thermal resistance			20		°C/W
$R_{\theta JP}$	Junction-to-pad thermal resistance			1.37		°C/W
$P_{D}$	Device power dissipation	RE at 0 V, C <sub>L</sub> = 15 pF, V <sub>ID</sub> = 400 mV, 125 MHz			339	mW

Copyright © 2009, Texas Instruments Incorporated



# **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) (1)

				VALUE	UNIT
V <sub>CC</sub>	Supply voltage range (2)	Supply voltage range (2)			V
	Input voltage range	RE, FSEN		-0.5 to 4	V
	Input voltage range	A or B	-1.8 to 4	V	
	Output voltage range	R		-0.3 to 4	V
	Floatrootatia diaaharaa	Human-body model (3)	All other pins	±7	kV
Electrostatic discharge	Charged-device model (4)	All pins	±1.5	kV	

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

## RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	3	3.3	3.6	V
$V_{IH}$	High-level input voltage	2		$V_{CC}$	V
$V_{IL}$	Low-level input voltage	GND		8.0	V
V <sub>A</sub> or V <sub>B</sub>	Voltage at any bus terminal	-1.4		3.8	V
$ V_{ID} $	Magnitude of differential input voltage	0.05		$V_{CC}$	V
$V_{IC}$	Differential common-mode input voltage	-1		3.4	V
$R_L$	Differential load resistance	30	50		Ω
1/t <sub>UI</sub>	Signaling rate			250	Mbps
T <sub>A</sub>	Operating free-air temperature	-40		85	°C

## **DEVICE ELECTRICAL CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
I <sub>CC</sub>	Supply current	$\overline{\text{RE}}$ at 0 V for all channels C <sub>L</sub> = 15 pF, V <sub>ID</sub> = 400 mV, 125 MHz		86	94	mA
	Power down	PDN = L		0.75	1.5	mA

(1) All typical values are at 25°C and with a 3.3-V supply voltage.

<sup>(3)</sup> Tested in accordance with JEDEC Standard 22, Test Method A114-E. Bus pin stressed with respect to a common connection of GND and V<sub>CC</sub>.

<sup>(4)</sup> Tested in accordance with EIA-JEDEC JESD22-C101D.



# RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IT+</sub>						35	mV
	voltage threshold	Type 2				135	mv
V <sub>IT</sub>	Negative-going differential input	Type 1	See Table 2 and Table 3	-35			mV
	voltage threshold	Type 2	See Table 2 and Table 3	65			mv
$V_{HYS}$	Differential input voltage hysteresis	Type 1			25		\/
	$(V_{IT+} - V_{IT-})$	Type 2			0		mV
V <sub>OH</sub>	High-level output voltage		$I_{OH} = -8 \text{ mA}$	2.4			V
$V_{OL}$	Low-level output voltage		I <sub>OL</sub> = 8 mA			0.4	V
I <sub>IH</sub>	High-level input current		V <sub>IH</sub> = 2 V to V <sub>CC</sub>	-10			μΑ
I <sub>IL</sub>	Low-level input current		V <sub>IL</sub> = GND to 0.8 V	-10			μΑ
$I_{OZ}$	High-impedance output current		$V_O = 0 \text{ V or } V_{CC}$	-10		15	μΑ
I <sub>A</sub> or I <sub>B</sub>	Receiver input current		One input $(V_A \text{ or } V_B) = -1.4 \text{ V or } 3.8 \text{ V},$ Other input = 1.2 V	-20		20	μΑ
I <sub>AB</sub>	Receiver differential input current $(I_A - I_B)$		$V_A = V_B = -1.4 \text{ V or } 3.8 \text{ V}$	-4		4	μA
I <sub>A(OFF)</sub> or I <sub>B(OFF)</sub>	Receiver input current		One input $(V_A \text{ or } V_B) = -1.4 \text{ V or } 3.8 \text{ V},$ Other input = 1.2 V, $V_{CC} = \text{GND or } 1.5 \text{ V}$	-32		32	μΑ
I <sub>AB(OFF)</sub>	Receiver power-off differential input current $(I_A - I_B)$		$V_A = V_B = -1.4 \text{ V or } 3.8 \text{ V}, V_{CC} = \text{GND or } 1.5 \text{ V}$	-4		4	μΑ
C <sub>A</sub> or C <sub>B</sub>	Input capacitance		V <sub>I</sub> = 0.4sin(30E6πt) + 0.5V, <sup>(2)</sup> Other input at 1.2 V		5		pF
C <sub>AB</sub>	Differential input capacitance		$V_{AB} = 0.4\sin(30E6\pi t) + 0.5 V^{(2)}$			3	pF
C <sub>A/B</sub>	Input capacitance balance, (C <sub>A</sub> /C <sub>B</sub> )			0.99		1.01	

All typical values are at 25°C and with a 3.3-V supply voltage. HP4194A impedance analyzer (or equivalent)

# **INSTRUMENTS**


## RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output			2		6	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output			2		6	ns
t <sub>r</sub>	Output signal rise time			1		2.3	
t <sub>f</sub>	Output signal fall time		C <sub>L</sub> = 15 pF, See Figure 2	1		2.3	ns
	Dulgo akow (It to I)	Type 1			35	270	
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PHL</sub> – t <sub>PLH</sub>  )	Type 2			150	460	ps
t <sub>sk(pp)</sub>	Part-to-part skew					800	ps
t <sub>jit(per)</sub>	Period jitter, rms (1 standard deviation) <sup>(2)</sup>	s (1 standard deviation) <sup>(2)</sup>				6	ps
t <sub>jit(c-c)</sub>	Cycle-to-cycle jitter, rms <sup>(2)</sup>		clock input <sup>(3)</sup> , See Figure 4			13	ps
	Deterministic iitter <sup>(2)</sup>	Type 1				800	ps
t <sub>jit(det)</sub>	Deterministic jitter—	Type 2	All channels switching, 250 Mbps			945	ps
	Denders ::440 (2)	Type 1	2 <sup>15</sup> -1 PRBS input <sup>(3)</sup> , See Figure 4			9	ps
t <sub>jit(ran)</sub>	Random jitter <sup>(2)</sup>	Type 2				8	ps
t <sub>PZH</sub>	Enable time, high-impedance-to-high-level output		C <sub>L</sub> = 15 pF, See Figure 3			15	ns
t <sub>PZL</sub>	Enable time, high-impedance-to-low-level output		C <sub>L</sub> = 15 pF, See Figure 3			15	ns
t <sub>PHZ</sub>	Disable time, high-level-to-high-impedance output		C <sub>L</sub> = 15 pF, See Figure 3			10	ns
t <sub>PLZ</sub>	Disable time, low-level-to-high-impedance output		C <sub>L</sub> = 15 pF, See Figure 3			10	ns

 <sup>(1)</sup> All typical values are at 25°C and with a 3.3-V supply voltage.
 (2) Jitter is ensured by design and characterization. Stimulus jitter has been subtracted from the numbers.
 (3) t<sub>r</sub> = t<sub>f</sub> = 0.5ns (10% to 90%)





## PARAMETER MEASUREMENT INFORMATION




Figure 1. Receiver Voltage and Current Definitions

Table 2. Type-1 Receiver Input Threshold Test Voltages

APPLIED VOLTAGES		ED VOLTAGES  RESULTING DIFFERENTIAL COMMON-MODE INIT VOLTAGE  RESULTING COMMON-MODE INIT VOLTAGE		RECEIVER OUTPUT <sup>(1)</sup>
V <sub>IA</sub>	$V_{IB}$	V <sub>ID</sub>	V <sub>IC</sub>	
2.400	0.000	2.400	1.200	Н
0.000	2.400	-2.400	1.200	L
3.400	3.365	0.035	3.3825	Н
3.365	3.400	-0.035	3.3825	L
-0.965	-1	0.035	-0.9825	Н
-1	-0.965	-0.035	-0.9825	L

<sup>(1)</sup> H= high level, L = low level, output state assumes receiver is enabled ( $\overline{RE} = L$ )

Table 3. Type-2 Receiver Input Threshold Test Voltages

APPLIED VOLTAGES		RESULTING DIFFERENTIAL INPUT VOLTAGE	RESULTING COMMON-MODE INPUT VOLTAGE	RECEIVER OUTPUT <sup>(1)</sup>
V <sub>IA</sub>	V <sub>IB</sub>	V <sub>ID</sub>	V <sub>IC</sub>	
2.400	0.000	2.400	1.200	Н
0.000	2.400	-2.400	1.200	L
3.400	3.265	0.135	3.3325	Н
3.4000	3.335	0.05065	3.3675	L
-0.865	-1	0.135	-0.9325	Н
-0.935	-1	0.065	-0.9675	L


(1) H= high level, L = low level, output state assumes receiver is enabled ( $\overline{RE} = L$ )



- A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, Frequency = 1 MHz, duty cycle =  $50 \pm 5\%$ .  $C_L$  is a combination of a 20%-tolerance, low-loss ceramic, surface-mount capacitor and fixture capacitance within 2 cm of the D.U.T.
- B. The measurement is made on test equipment with a –3dB bandwidth of at least 1 GHz.

Figure 2. Receiver Timing Test Circuit and Waveforms






- A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, frequency = 1 MHz, duty cycle =  $50 \pm 5\%$ .
- B. R<sub>L</sub> is 1% tolerance, metal film, surface mount, and located within 2 cm of the D.U.T
- C.  $C_L$  is the instrumentation and fixture capacitance within 2 cm of the D.U.T. and  $\pm 20\%$ . The measurement is made on test equipment with a -3dB bandwidth of at least 1GHz.

Figure 3. Receiver Enable/Disable Time Test Circuit and Waveforms



www.ti.com SLLS903 – DECEMBER 2009



- A. All input pulses are supplied by the Agilent 81250 Parallel BERT Stimulus System with plug-in E4832A.
- B. The cycle-to-cycle jitter measurement is made on a TEK TDS6604 running TDSJIT3 application software.
- C. All other jitter measurements are made with an Agilent Infiniium DCA-J 86100C Digital Communications Analyzer.
- D. Period jitter and cycle-to-cycle jitter are measured using a 125-MHz 50 ± 1% duty cycle clock input. Measured over 75K samples.
- E. Deterministic jitter and random jitter are measured using a 250-Mbps 2<sup>15</sup> -1 PRBS input. Measured over BER = 10 -12

Figure 4. Receiver Jitter Measurement Waveforms

### TYPICAL CHARACTERISTICS






Figure 5.

f - Frequency - MHz


#### **RECEIVER (TYPE-2) PROPAGATION DELAY TIME** vs FREE-AIR TEMPERATURE



# **RECEIVER (TYPE-1) PROPAGATION DELAY TIME**




#### **RECEIVER (TYPE-1) TRANSITION TIME** vs FREE-AIR TEMPERATURE





# TYPICAL CHARACTERISTICS (continued)

# RECEIVER (TYPE-2) TRANSITION TIME vs



#### rigure 3.

# RECEIVER (TYPE-2) TRANSITION TIME VS OUTPUT LOAD CAPACITOR





Figure 11.

# RECEIVER (TYPE-1) TRANSITION TIME VS OUTPUT LOAD CAPACITOR



# ADDED RECEIVER PEAK-TO-PEAK JITTER vs






Figure 12.

SLLS903 – DECEMBER 2009 www.ti.com

# TEXAS INSTRUMENTS

# **TYPICAL CHARACTERISTICS (continued)**





#### **EYE PATTERNS**




Figure 15. SN65MLVD048 Output ( $V_{CC}$  = 3.3 V,  $V_{ID}$  = 400 mV) 250 Mbps  $2^{15}$ –1 PRBS, Receiver Type 1

# TYPICAL CHARACTERISTICS (continued)




Figure 16. SN65MLVD048 Output ( $V_{CC}$  = 3.3 V,  $V_{ID}$  = 800 mV) 250 Mbps  $2^{15}$ –1 PRBS, Receiver Type 2



# PACKAGE OPTION ADDENDUM

6-Feb-2020

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN65MLVD048RGZR	ACTIVE	VQFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 85	MLVD048	Samples
SN65MLVD048RGZT	ACTIVE	VQFN	RGZ	48	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 85	MLVD048	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






6-Feb-2020

# PACKAGE MATERIALS INFORMATION

www.ti.com 12-Jan-2015


# TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
ſ	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65MLVD048RGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2
SN65MLVD048RGZT	VQFN	RGZ	48	250	180.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2

www.ti.com 12-Jan-2015



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
SN65MLVD048RGZR	VQFN	RGZ	48	2500	367.0	367.0	38.0	
SN65MLVD048RGZT	VQFN	RGZ	48	250	210.0	185.0	35.0	

7 x 7, 0.5 mm pitch

PLASTIC QUADFLAT PACK- NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224671/A





PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated