

EN55022B Compliant 36V_{IN}, 15V_{OUT}, 5A, DC/DC μ Module Regulator

FEATURES

- **Complete Low EMI Switch Mode Power Supply**
- **EN55022 Class B Compliant**
- **Wide Input Voltage Range: 5V to 36V**
- **3.3V to 15V Output Voltage Range**
- **5A DC, 7A Peak Output Current**
- **Low Input and Output Referred Noise**
- **Output Voltage Tracking and Margining**
- **Power Good Tracks with Margining**
- **PLL Frequency Synchronization**
- **±1.5% Set Point Accuracy**
- **Current Foldback Protection (Disabled at Start-Up)**
- **Parallel/Current Sharing**
- **Ultrafast Transient Response**
- **Current Mode Control**
- **Programmable Soft-Start**
- **Output Overvoltage Protection**
- **-55°C to 125°C Operating Temperature Range (LTM4612MPV)**
- **Small Surface Mount Footprint, Low Profile (15mm × 15mm × 2.8mm) LGA Package**

APPLICATIONS

- Telecom and Networking Equipment
- Industrial and Avionic Equipment
- RF Systems

DESCRIPTION

The LTM®4612 is a EN55022 Class B certified high voltage input and output, 5A switching mode DC/DC power supply. Included in the package are the switching controller, power FETs, inductor and all support components. Operating over an input voltage range of 5V to 36V, the LTM4612 supports an output voltage range of 3.3V to 15V, set by a single resistor. Only bulk input and output capacitors are needed to finish the design.

High switching frequency and an adaptive on-time current mode architecture enables a very fast transient response to line and load changes without sacrificing stability.


The onboard input filter and noise cancellation circuits achieve low noise coupling, thus effectively reducing the electromagnetic interference (EMI)—see Figures 4 and 8. Furthermore, the DC/DC μ Module[®] regulator can be synchronized with an external clock to reduce undesirable frequency harmonics and allow PolyPhase[®] operation for high load currents.

The LTM4612 is offered in a space saving and thermally enhanced 15mm × 15mm × 2.8mm LGA package, which enables utilization of unused space on the bottom of PC boards for high density point-of-load regulation. The LTM4612 is Pb-free and RoHS compliant.


L, LT, LTC, LTM, Linear Technology, the Linear logo, PolyPhase and μ Module are registered trademarks and LTpowerCAD is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners.

TYPICAL APPLICATION

5V/5A Ultralow Noise μ Module with 7V to 36V Input



Radiated Emission Scan at 24V_{IN}, 5V_{OUT}/5A




LTM4612

ABSOLUTE MAXIMUM RATINGS

(Note 1)

INTV _{CC} , DRV _{CC}	–0.3V to 6V
V _{OUT}	–0.3V to 16V
PLLIN, FCB, TRACK/SS, MPGM, MARG0, MARG1, PGOOD	–0.3V to INTV _{CC} + 0.3V
RUN	–0.3V to 5V
V _{FB} , COMP	–0.3V to 2.7V
V _{IN} , V _D	–0.3V to 36V
Internal Operating Temperature Range (Note 2)	
E and I Grades	–40°C to 125°C
MP Grade.....	–55°C to 125°C
Junction Temperature	125°C
Storage Temperature Range	–55°C to 125°C

PIN CONFIGURATION



ORDER INFORMATION

LEAD FREE FINISH	TRAY	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTM4612EV#PBF	LTM4612EV#PBF	LTM4612V	133-Lead (15mm × 15mm × 2.8mm) LGA	–40°C to 125°C
LTM4612IV#PBF	LTM4612IV#PBF	LTM4612V	133-Lead (15mm × 15mm × 2.8mm) LGA	–40°C to 125°C
LTM4612MPV#PBF	LTM4612MPV#PBF	LTM4612MPV	133-Lead (15mm × 15mm × 2.8mm) LGA	–55°C to 125°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.

For more information on lead free part marking, go to: <http://www.linear.com/leadfree/>

This product is only offered in trays. For more information go to: <http://www.linear.com/packaging/>

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the specified internal operating temperature range, otherwise specifications are at T_A = 25°C, V_{IN} = 24V, unless otherwise noted (Note 2). Per Typical Application (front page) configuration.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V _{IN(DC)}	Input DC Voltage		● 5		36	V
V _{OUT(DC)}	Output Voltage	C _{IN} = 10μF × 3, C _{OUT} = 300μF; FCB = 0	● 11.83	12.07	12.31	V
		V _{IN} = 24V, V _{OUT} = 12V, I _{OUT} = 0A	● 11.83	12.07	12.31	V
		V _{IN} = 36V, V _{OUT} = 12V, I _{OUT} = 0A	● 11.83	12.07	12.31	V

Input Specifications

V _{IN(UVLO)}	Undervoltage Lockout Threshold	I _{OUT} = 0A		3.2	4.8	V
I _{INRUSH(VIN)}	Input Inrush Current at Start-Up	I _{OUT} = 0A; C _{IN} = 10μF × 2, C _{OUT} = 200μF; V _{OUT} = 12V V _{IN} = 24V V _{IN} = 36V		0.6 0.7		A A

4612fb

ELECTRICAL CHARACTERISTICS The ● denotes the specifications which apply over the specified internal operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$, $V_{IN} = 24\text{V}$, unless otherwise noted (Note 2). Per Typical Application (front page) configuration.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
$I_{Q(VIN)}$	Input Supply Bias Current	$V_{IN} = 36\text{V}$, $V_{OUT} = 12\text{V}$, Switching Continuous $V_{IN} = 24\text{V}$, $V_{OUT} = 12\text{V}$, Switching Continuous Shutdown, RUN = 0, $V_{IN} = 36\text{V}$		57 48 50		mA mA μA
$I_{S(VIN)}$	Input Supply Current	$V_{IN} = 36\text{V}$, $V_{OUT} = 12\text{V}$, $I_{OUT} = 5\text{A}$ $V_{IN} = 24\text{V}$, $V_{OUT} = 12\text{V}$, $I_{OUT} = 5\text{A}$		1.85 2.72		A A
V_{INTVCC}	Internal V_{CC} Voltage	$V_{IN} = 36\text{V}$, RUN > 2V, $I_{OUT} = 0\text{A}$	4.7	5	5.3	V

Output Specifications

$I_{OUT(DC)}$	Output Continuous Current Range	$V_{IN} = 24\text{V}$, $V_{OUT} = 12\text{V}$ (Note 4)		0	5	A
$\frac{\Delta V_{OUT(LINE)}}{V_{OUT}}$	Line Regulation Accuracy	$V_{OUT} = 12\text{V}$, FCB = 0V, $V_{IN} = 22\text{V}$ to 36V , $I_{OUT} = 0\text{A}$	●	0.05	0.3	%
$\frac{\Delta V_{OUT(LOAD)}}{V_{OUT}}$	Load Regulation Accuracy	$V_{OUT} = 12\text{V}$, FCB = 0V, $I_{OUT} = 0\text{A}$ to 5A (Note 4) $V_{IN} = 36\text{V}$ $V_{IN} = 24\text{V}$	● ●	0.3 0.3	0.6 0.6	% %
$V_{IN(AC)}$	Input Ripple Voltage	$I_{OUT} = 0\text{A}$, $C_{IN} = 2 \times 10\mu\text{F}$ X5R Ceramic and $1 \times 100\mu\text{F}$ Electrolytic, $1 \times 10\mu\text{F}$ X5R Ceramic on V_D Pins $V_{IN} = 24\text{V}$, $V_{OUT} = 5\text{V}$ $V_{IN} = 24\text{V}$, $V_{OUT} = 12\text{V}$		7.2 3.4		mV _{p-p} mV _{p-p}
$V_{OUT(AC)}$	Output Ripple Voltage	$I_{OUT} = 0\text{A}$, $C_{OUT} = 2 \times 22\mu\text{F}$, $2 \times 47\mu\text{F}$ X5R Ceramic $V_{IN} = 24\text{V}$, $V_{OUT} = 5\text{V}$ $V_{IN} = 24\text{V}$, $V_{OUT} = 12\text{V}$		17.5 12.5		mV _{p-p} mV _{p-p}
f_s	Output Ripple Voltage Frequency	$I_{OUT} = 1\text{A}$, $V_{IN} = 24\text{V}$, $V_{OUT} = 12\text{V}$		940		kHz
$\Delta V_{OUT(START)}$	Turn-On Overshoot, TRACK/SS = 10nF	$C_{OUT} = 200\mu\text{F}$, $V_{OUT} = 12\text{V}$, $I_{OUT} = 0\text{A}$ $V_{IN} = 36\text{V}$ $V_{IN} = 24\text{V}$		20 20		mV mV
t_{START}	Turn-On Time, TRACK/SS = Open	$C_{OUT} = 300\mu\text{F}$, $V_{OUT} = 12\text{V}$, $I_{OUT} = 1\text{A}$ Resistive Load $V_{IN} = 36\text{V}$ $V_{IN} = 24\text{V}$		0.5 0.5		ms ms
$\Delta V_{OUT(LS)}$	Peak Deviation for Dynamic Load	Load: 0% to 50% to 0% of Full Load $C_{OUT} = 2 \times 22\mu\text{F}$ Ceramic, $150\mu\text{F}$ Bulk $V_{IN} = 24\text{V}$, $V_{OUT} = 12\text{V}$		153		mV
t_{SETTLE}	Settling Time for Dynamic Load Step	Load: 0% to 50% to 0% of Full Load, $V_{IN} = 24\text{V}$		37		μs
$I_{OUT(PK)}$	Output Current Limit	$C_{OUT} = 200\mu\text{F}$ $V_{IN} = 36\text{V}$, $V_{OUT} = 12\text{V}$ $V_{IN} = 24\text{V}$, $V_{OUT} = 12\text{V}$		9 9		A A

Control Section

V_{FB}	Voltage at V_{FB} Pin	$I_{OUT} = 0\text{A}$, $V_{OUT} = 12\text{V}$	●	0.591	0.6	0.609	V
V_{RUN}	RUN Pin On/Off Threshold			1	1.5	1.9	V
$I_{SS/TRACK}$	Soft-Start Charging Current	$V_{SS/TRACK} = 0\text{V}$		-1	-1.5	-2	μA
V_{FCB}	Forced Continuous Threshold			0.57	0.6	0.63	V
I_{FCB}	Forced Continuous Pin Current	$V_{FCB} = 0\text{V}$		-1	-2		μA
$t_{ON(MIN)}$	Minimum On-Time	(Note 3)		50	100		ns
$t_{OFF(MIN)}$	Minimum Off-Time	(Note 3)		250	400		ns
R_{PLLIN}	PLLIN Input Resistor			50			k Ω

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the specified internal operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$, $V_{IN} = 24\text{V}$, unless otherwise noted (Note 2). Per Typical Application (front page) configuration.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
I_{DRVCC}	Current into DRV_{CC} Pin	$V_{OUT} = 12\text{V}$, $I_{OUT} = 1\text{A}$		22	30	mA
R_{FBHI}	Resistor Between V_{OUT} and V_{FB} Pins		99.5	100	100.5	$k\Omega$
V_{MPGM}	Margin Reference Voltage			1.18		V
V_{MARG0} , V_{MARG1}	MARG0, MARG1 Voltage Thresholds			1.4		V

PGOOD

ΔV_{FBH}	PGOOD Upper Threshold	V_{FB} Rising	7	10	13	%
ΔV_{FBL}	PGOOD Lower Threshold	V_{FB} Falling	-7	-10	-13	%
$\Delta V_{FB(HYS)}$	PGOOD Hysteresis	V_{FB} Returning		1.5		%
V_{PGL}	PGOOD Low Voltage	$I_{PGOOD} = 5\text{mA}$		0.15	0.4	V

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LTM4612E is guaranteed to meet performance specifications over the 0°C to 125°C internal operating temperature range. Specifications over the -40°C to 125°C internal operating temperature range are assured by design, characterization and correlation with statistical process controls. The LTM4612I is guaranteed to meet specifications over the


-40°C to 125°C internal operating temperature range. The LTM4612MP is guaranteed and tested over the full -55°C to 125°C internal operating temperature range. Note that the maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal resistance and other environmental factors.

Note 3: 100% tested at die level only.


Note 4: See the Output Current Derating curves for different V_{IN} , V_{OUT} and T_A .

TYPICAL PERFORMANCE CHARACTERISTICS (Refer to Figure 18)


Efficiency vs Load Current with
3.3V_{OUT} (FCB = 0)




Efficiency vs Load Current with
5V_{OUT} (FCB = 0)




Efficiency vs Load Current with
12V_{OUT} (FCB = 0)



Efficiency vs Load Current with
15V_{OUT} (FCB = 0, Refer to Figure 20)




Transient Response from 12V_{IN}
to 3.3V_{OUT}




LOAD STEP: 0A to 3A
C_{OUT} = 2 × 22µF CERAMIC CAPACITORS AND
2 × 47µF CERAMIC CAPACITORS

Transient Response from 12V_{IN}
to 5V_{OUT}




LOAD STEP: 0A to 3A
C_{OUT} = 2 × 22µF CERAMIC CAPACITORS AND
2 × 47µF CERAMIC CAPACITORS

Transient Response from 24V_{IN}
to 12V_{OUT}




LOAD STEP: 0A to 3A
C_{OUT} = 2 × 22µF CERAMIC CAPACITORS AND
2 × 47µF CERAMIC CAPACITORS

Start-Up with 24V_{IN} to 12V_{OUT}
at I_{OUT} = 0A



SOFT-START CAPACITOR: 3.9nF
C_{IN} = 3 × 10µF CERAMIC CAPACITORS AND
1 × 47µF OSCON CAPACITOR


Start-Up with 24V_{IN} to 12V_{OUT} at
I_{OUT} = 5A



SOFT-START CAPACITOR: 3.9nF
C_{IN} = 3 × 10µF CERAMIC CAPACITORS AND
1 × 47µF OSCON CAPACITOR


TYPICAL PERFORMANCE CHARACTERISTICS

Start-Up with $24V_{IN}$ to $12V_{OUT}$ at $I_{OUT} = 5A$, $T_A = -55^\circ C$




SOFT-START CAPACITOR: $3.9nF$
 $C_{IN} = 3 \times 10\mu F$ CERAMIC CAPACITORS AND
 $1 \times 47\mu F$ OSCON CAPACITOR

Short-Circuit with $24V_{IN}$ to $12V_{OUT}$ at $I_{OUT} = 0A$




$C_{OUT} = 2 \times 22\mu F$ CERAMIC CAPACITORS AND
 $2 \times 47\mu F$ CERAMIC CAPACITORS

Short-Circuit with $24V_{IN}$ to $12V_{OUT}$ at $I_{OUT} = 5A$




$C_{OUT} = 2 \times 22\mu F$ CERAMIC CAPACITORS AND
 $2 \times 47\mu F$ CERAMIC CAPACITORS

V_{IN} to V_{OUT} Step-Down Ratio




Input Ripple



$V_{IN} = 24V$
 $V_{OUT} = 12V$ AT $5A$ RESISTIVE LOAD
 $C_{IN} = 3 \times 10\mu F$ 50V CERAMIC $1 \times 100\mu F$ BULK

Output Ripple



$V_{IN} = 24V$
 $V_{OUT} = 12V$ AT $5A$ RESISTIVE LOAD
 $C_{OUT} = 2 \times 22\mu F$ 16V CERAMIC AND
 $2 \times 47\mu F$ 16V CERAMIC

PIN FUNCTIONS (See Package Description for Pin Assignments)

V_{IN} (Bank 1): Power Input Pins. Apply input voltage between these pins and PGND pins. Recommend placing input decoupling capacitance directly between V_{IN} pins and PGND pins.

PGND (Bank 2): Power Ground Pins for Both Input and Output Returns.

V_{OUT} (Bank 3): Power Output Pins. Apply output load between these pins and PGND pins. Recommend placing output decoupling capacitance directly between these pins and GND pins (see the LTM4612 Pin Configuration below).

V_D (Pins B7, C7): Top FET Drain Pins. Add more capacitors between V_D and ground to handle the input RMS current and reduce the input ripple further.

DRV_{CC} (Pins C10, E11, E12): These pins normally connect to INTV_{CC} for powering the internal MOSFET drivers. They can be biased up to 6V from an external supply with about 50mA capability. This improves efficiency at higher input voltages by reducing power dissipation in the module.

INTV_{CC} (Pin A7): This pin is for additional decoupling of the 5V internal regulator.


PLLIN (Pin A8): External Clock Synchronization Input to the Phase Detector. This pin is internally terminated to SGND with a 50k resistor. Apply a clock above 2V and below INTV_{CC}. See the Applications Information section.

FCB (Pin M12): Forced Continuous Input. Connect this pin to SGND to force continuous synchronization operation at low load, to INTV_{CC} to enable discontinuous mode operation at low load or to a resistive divider from a secondary output when using a secondary winding.

TRACK/SS (Pin A9): Output Voltage Tracking and Soft-Start Pin. When the module is configured as a master output, then a soft-start capacitor is placed on this pin to ground to control the master ramp rate. A soft-start capacitor can be used for soft-start turn-on as a standalone regulator. Slave operation is performed by putting a resistor divider from the master output to the ground, and connecting the center point of the divider to this pin. See the Applications Information section.

MPGM (Pins A12, B11): Programmable Margining Input. A resistor from these pins to ground sets a current that is equal to $1.18V/R$. This current multiplied by 10k will equal a value in millivolts that is a percentage of the 0.6V reference voltage. May be left open if margining is not desired. See the Applications Information section. To parallel LTM4612s, each requires an individual MPGM resistor. Do not tie MPGM pins together.

f_{SET} (Pin B12): Frequency Set Internally to ~850kHz to 900kHz at 12V Output. An external resistor can be placed from this pin to ground to increase frequency. See the Applications Information section for frequency adjustment.



LTM4612 Pin Configuration

PIN FUNCTIONS

V_{FB} (Pin F12): The Negative Input of the Error Amplifier. Internally, this pin is connected to V_{OUT} with a 100k 0.5% precision resistor. Different output voltages can be programmed with an additional resistor between the V_{FB} and SGND pins. See the Applications Information section.

MARG0 (Pin C12): LSB Logic Input for the Margining Function. Together with the MARG1 pin, the MARG0 pin will determine if a margin high, margin low, or no margin state is applied. The pin has an internal pull-down resistor of 50k. See the Applications Information section.

MARG1 (Pins C11, D12): MSB Logic Input for the Margining Function. Together with the MARG0 pin, the MARG1 pin will determine if a margin high, margin low, or no margin state is applied. The pins have an internal pull-down resistor of 50k. See the Applications Information section.

SGND (Pins D9, H12): Signal Ground Pins. These pins connect to PGND at output capacitor point.

COMP (Pins A11, D11): Current Control Threshold and Error Amplifier Compensation Point. The current comparator threshold increases with this control voltage. The voltage ranges from 0V to 2.4V with 0.7V corresponding to zero sense voltage (zero current).

PGOOD (Pin G12): Output Voltage Power Good Indicator. Open-drain logic output that is pulled to ground when the output voltage is not within $\pm 10\%$ of the regulation point, after a 25 μ s power bad mask timer expires.

RUN (Pins A10, B9): Run Control Pins. A voltage above 1.9V will turn on the module, and below 1V will turn off the module. A programmable UVLO function can be accomplished with a resistor from V_{IN} to this pin that is has a 5.1V zener to ground. Maximum pin voltage is 5V.

NC (Pins J12, K12, L12): No Connect Pins. Leave floating.

BLOCK DIAGRAM




Figure 1. Simplified Block Diagram

DECOUPLING REQUIREMENTS

Specifications are at $T_A = 25^\circ\text{C}$. Use Figure 1 configuration.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
C_{IN}	External Input Capacitor Requirement ($V_{IN} = 20\text{V to } 36\text{V}$, $V_{OUT} = 12\text{V}$)	$I_{OUT} = 4\text{A}$	20			μF
C_{OUT}	External Output Capacitor Requirement ($V_{IN} = 20\text{V to } 36\text{V}$, $V_{OUT} = 12\text{V}$)	$I_{OUT} = 4\text{A}$	100	150		μF

OPERATION

Power Module Description

The LTM4612 is a standalone nonisolated switching mode DC/DC power supply. It can deliver 5A of DC output current with some external input and output capacitors. This module provides precisely regulated output voltage programmable via one external resistor from $3.3V_{DC}$ to $15V_{DC}$ over a 5V to 36V wide input voltage. The typical application schematic is shown in Figure 18.

The LTM4612 has an integrated constant on-time current mode regulator, ultralow $R_{DS(ON)}$ FETs with fast switching speed and integrated Schottky diodes. The typical switching frequency is 850kHz at full load at 12V output. With current mode control and internal feedback loop compensation, the LTM4612 module has sufficient stability margins and good transient performance under a wide range of operating conditions and with a wide range of output capacitors, even all ceramic output capacitors.

Current mode control provides cycle-by-cycle fast current limiting. Moreover, foldback current limiting is provided in an overcurrent condition while V_{FB} drops. Internal overvoltage and undervoltage comparators pull the open-drain PGOOD output low if the output feedback voltage exits a $\pm 10\%$ window around the regulation point. Furthermore, in an overvoltage condition, internal top FET M1 is turned off and bottom FET M2 is turned on and held on until the overvoltage condition clears.

Input filter and noise cancellation circuitry reduce the noise coupling to I/O sides, and ensure the electromagnetic interference (EMI) meets the limits of EN55022 Class B.

Pulling the RUN pin below 1V forces the controller into its shutdown state, turning off both M1 and M2. At light load currents, discontinuous mode (DCM) operation can be enabled to achieve higher efficiency compared to continuous mode (CCM) by setting FCB pin higher than 0.6V.

When the DRV_{CC} pin is connected to $INTV_{CC}$, an integrated 5V linear regulator powers the internal gate drivers. If a 5V external bias supply is applied on DRV_{CC} pin, then an efficiency improvement will occur due to the reduced power loss in the internal linear regulator. This is especially true at higher input voltages.

The MPGM, MARG0, and MARG1 pins are used to support output voltage margining, where the percentage of margin is programmed by the MPGM pin, and the MARG0 and MARG1 select margining. The PLLIN pin provides frequency synchronization of the device to an external clock. The TRACK/SS pin is used for power supply tracking and soft-start programming.

APPLICATIONS INFORMATION

The typical LTM4612 application circuit is shown in Figure 18. External component selection is primarily determined by the maximum load current and output voltage. Refer to Table 2 for specific external capacitor requirements for a particular application.

V_{IN} to V_{OUT} Stepdown Ratios

There are restrictions in the maximum V_{IN} and V_{OUT} step down ratio that can be achieved for a given input voltage. These constraints are shown in the Typical Performance Characteristic curve labeled " V_{IN} to V_{OUT} Step-Down Ratio." Note that additional thermal derating may be applied. See the Thermal Considerations and Output Current Derating section in this data sheet.

APPLICATIONS INFORMATION

Output Voltage Programming and Margining

The PWM controller has an internal 0.6V reference voltage. As shown in the Block Diagram, a 100k internal feedback resistor connects the V_{OUT} and V_{FB} pins together. Adding a resistor, R_{FB} , from the V_{FB} pin to the SGND pin programs the output voltage.

$$V_{OUT} = 0.6V \cdot \frac{100k + R_{FB}}{R_{FB}}$$

or equivalently,

$$R_{FB} = \frac{100k}{\frac{V_{OUT}}{0.6V} - 1}$$

Table 1. R_{FB} Standard 1% Resistor Values vs V_{OUT}

V_{OUT} (V)	3.3	5	6	8	10	12	14	15
R_{FB} (k Ω)	22.1	13.7	11	8.06	6.34	5.23	4.42	4.12

The MPGM pin programs a current that when multiplied by an internal 10k resistor sets up the 0.6V reference $\pm$ offset for margining. A 1.18V reference divided by the

R_{PGM} resistor on the MPGM pin programs the current. Calculate $V_{OUT(MARGIN)}$:

$$V_{OUT(MARGIN)} = \frac{\%V_{OUT}}{100} \cdot V_{OUT}$$

Where $\%V_{OUT}$ is the percentage of V_{OUT} to be margined, and $V_{OUT(MARGIN)}$ is the margin quantity in volts:

$$R_{PGM} = \frac{V_{OUT}}{0.6V} \cdot \frac{1.18V}{V_{OUT(MARGIN)}} \cdot 10k$$

Where R_{PGM} is the resistor value to place on the MPGM pin to ground.

The output margining will be $\pm$ margining of the value. This is controlled by the MARG0 and MARG1 pins. See the truth table below:

MARG1	MARG0	MODE
LOW	LOW	NO MARGIN
LOW	HIGH	MARGIN UP
HIGH	LOW	MARGIN DOWN
HIGH	HIGH	NO MARGIN

Table 2. Output Voltage Response vs Component Matrix (Refer to Figure 20)

TYPICAL MEASURED VALUES										
VENDORS		PART NUMBER				VENDORS		PART NUMBER		
Murata		GRM32ER61C476KE15L (47 μ F, 16V)				Murata		GRM32ER71H106K (10 μ F, 50V)		
Murata		GRM32ER61C226KE20L (22 μ F, 16V)				TDK		C3225X5RIC226M (22 μ F, 16V)		
V_{OUT} (V)	C_{IN} (CERAMIC)	C_{IN} (BULK)	C_{OUT1} (CERAMIC)	C_{OUT2} (BULK)	V_{IN} (V)	DROOP (mV)	PEAK-TO-PEAK (mV)	RECOVERY TIME (μ s)	LOAD STEP (A/ μ s)	R_{FB} (k Ω)
5	2 $\times$ 10 μ F 50V	100 μ F 50V	2 $\times$ 22 μ F 16V	150 μ F 25V	12	86	156	26	3	13.7
5	2 $\times$ 10 μ F 50V	100 μ F 50V	4 $\times$ 47 μ F 16V	None	12	86	178	14.8	3	13.7
5	2 $\times$ 10 μ F 50V	100 μ F 50V	2 $\times$ 22 μ F 16V	150 μ F 25V	24	83	166	27	3	13.7
5	2 $\times$ 10 μ F 50V	100 μ F 50V	4 $\times$ 47 μ F 16V	None	24	86	169	14.8	3	13.7
5	2 $\times$ 10 μ F 50V	100 μ F 50V	2 $\times$ 22 μ F 16V	150 μ F 25V	36	86	178	25	3	13.7
5	2 $\times$ 10 μ F 50V	100 μ F 50V	4 $\times$ 47 μ F 16V	None	36	86	172	15.2	3	13.7
10	2 $\times$ 10 μ F 50V	100 μ F 50V	2 $\times$ 22 μ F 16V	150 μ F 25V	24	111	209	30	3	6.34
10	2 $\times$ 10 μ F 50V	100 μ F 50V	4 $\times$ 47 μ F 16V	None	24	171	325	35	3	6.34
10	2 $\times$ 10 μ F 50V	100 μ F 50V	2 $\times$ 22 μ F 16V	150 μ F 25V	36	108	197	35	3	6.34
10	2 $\times$ 10 μ F 50V	100 μ F 50V	4 $\times$ 47 μ F 16V	None	36	153	288	39	3	6.34
12	2 $\times$ 10 μ F 50V	100 μ F 50V	2 $\times$ 22 μ F 16V	150 μ F 25V	24	153	281	37	3	5.23
12	2 $\times$ 10 μ F 50V	100 μ F 50V	4 $\times$ 47 μ F 16V	None	36	184	375	34.4	3	5.23
15	2 $\times$ 10 μ F 50V	100 μ F 50V	2 $\times$ 22 μ F 16V	150 μ F 25V	28	178	338	70	3	4.12
15	2 $\times$ 10 μ F 50V	100 μ F 50V	4 $\times$ 47 μ F 16V	None	36	134	250	70	3	4.12

APPLICATIONS INFORMATION

Operating Frequency

The operating frequency of the LTM4612 is optimized to achieve the compact package size and the minimum output ripple voltage while still providing high efficiency. As shown in Figure 2, the frequency is linearly increased with larger output voltages to keep the low output current ripple. Figure 3 shows the inductor current ripple ΔI with different output voltages. In most applications, no additional frequency adjusting is required.

If lower output ripple is required, the operating frequency f can be increased by adding a resistor R_{fSET} between f_{SET} pin and SGND, as shown in Figure 19.

$$f = \frac{V_{OUT}}{1.5 \cdot 10^{-10} (R_{fSET} \parallel 93.1k)}$$




Figure 2. Operating Frequency vs Output Voltage

For output voltages more than 12V, the frequency can be higher than 1MHz, thus reducing the efficiency significantly. Additionally, the 500ns minimum off time (400ns + 100ns for margin) normally limits the operation when the input voltage is close to the output voltage. Therefore, it is recommended to lower the frequency in these conditions by connecting a resistor (R_{fSET}) from the f_{SET} pin to V_{IN} , as shown in Figure 20.

$$f = \frac{V_{OUT}}{5 \cdot 10^{-11} \left(\frac{3 \cdot R_{fSET} \cdot 93.1k}{R_{fSET} - 2 \cdot 93.1k} \right)}$$

The load current can affect the frequency due to its constant on-time control. If constant frequency is a necessity, the PLLIN pin can be used to synchronize the frequency of the LTM4612 to an external clock, as shown in Figures 21 to 23.




Figure 3. Inductor Current Ripple vs Output Voltage

APPLICATIONS INFORMATION

Input Capacitors

LTM4612 is designed to achieve the low input radiated EMI noise due to the fast switching of turn-on and turn-off. In the LTM4612, a high-frequency inductor is integrated into the input line for noise attenuation. V_D and V_{IN} pins are available for external input capacitors to form a high frequency π filter. As shown in Figure 18, the ceramic capacitor C1 on the V_D pins is used to handle most of the RMS current into the converter, so careful attention is needed for capacitor C1 selection.

For a buck converter, the switching duty cycle can be estimated as:

$$D = \frac{V_{OUT}}{V_{IN}}$$

Without considering the inductor current ripple, the RMS current of the input capacitor can be estimated as:

$$I_{CIN(RMS)} = \frac{I_{OUT(MAX)}}{\eta} \cdot \sqrt{D \cdot (1-D)}$$

In this equation, η is the estimated efficiency of the power module. Note the capacitor ripple current ratings are often based on temperature and hours of life. This makes it advisable to properly derate the input capacitor, or choose a capacitor rated at a higher temperature than required. Always contact the capacitor manufacturer for derating requirements.

In a typical 5A output application, one very low ESR, X5R or X7R, 10 μ F ceramic capacitor is recommended for C1. This decoupling capacitor should be placed directly adjacent to the module V_D pins in the PCB layout to minimize the trace inductance and high frequency AC noise. Each 10 μ F ceramic is typically good for 2A to 3A of RMS ripple current. Refer to your ceramics capacitor catalog for the RMS current ratings.

To attenuate the high frequency noise, extra input capacitors should be connected to the V_{IN} pads and placed before the high frequency inductor to form the π filter. One of these low ESR ceramic input capacitors is recommended to be close to the connection into the system board. A large bulk 100 μ F capacitor is only needed if the input source impedance is compromised by long inductive leads or traces. Figure 4 shows the radiated EMI test results to meet the EN55022 Class B limit. For different applications, input capacitance may be varied to meet different radiated EMI limits.




Figure 4. Radiated Emission Scan with 24V_{IN} to 5V_{OUT} at 5A (2 × 10 μ F Ceramic Capacitors on V_{IN} Pads and 1 × 10 μ F Ceramic Capacitor on V_D Pads)

APPLICATIONS INFORMATION




Figure 5. Normalized Output Ripple Current vs Duty Cycle, $D_{lr} = V_O T / L_I$

Output Capacitors

The LTM4612 is designed for low output voltage ripple. The bulk output capacitors defined as C_{OUT} are chosen with low enough effective series resistance (ESR) to meet the output voltage ripple and transient requirements. C_{OUT} can be low ESR tantalum capacitor, low ESR polymer capacitor or ceramic capacitor. The typical capacitance is 150 μ F if all ceramic output capacitors are used. Additional output filtering may be required by the system designer, if further reduction of output ripple or dynamic transient spike is required. Table 2 shows a matrix of different output voltages and output capacitors to minimize the voltage droop and overshoot during a 2A/ μ s transient. The table optimizes total equivalent ESR and total bulk capacitance to maximize transient performance.

Multiphase operation with multiple LTM4612 devices in parallel will also lower the effective output ripple current due to the phase interleaving operation. Refer to Figure 5 for the normalized output ripple current versus the duty

cycle. Figure 5 provides a ratio of peak-to-peak output ripple current to the inductor ripple current as functions of duty cycle and the number of paralleled phases. Pick the corresponding duty cycle and the number of phases to get the correct output ripple current value. For example, each phase's inductor ripple current D_{lr} at zero duty cycle is ~4.3A for a 36V to 12V design. The duty cycle is about 0.33. The 2-phase curve has a ratio of ~0.33 for a duty cycle of 0.33. This 0.33 ratio of output ripple current to the inductor ripple current D_{lr} at 4.3A equals 1.4A of the output ripple current (ΔI_L).

The output voltage ripple has two components that are related to the amount of bulk capacitance and effective series resistance (ESR) of the output bulk capacitance. The equation is:

$$\Delta V_{OUT(P-P)} \approx \left(\frac{\Delta I_L}{8 \cdot f \cdot N \cdot C_{OUT}} \right) + ESR \cdot \Delta I_L$$

where f is the frequency and N is the number of paralleled phases.

APPLICATIONS INFORMATION

Fault Conditions: Current Limit and Overcurrent Foldback

LTM4612 has a current mode controller, which inherently limits the cycle-by-cycle inductor current not only in steady state operation, but also in transient.

To further limit current in the event of an overload condition, the LTM4612 provides foldback current limiting. If the output voltage falls by more than 50%, then the maximum output current is progressively lowered to about one sixth of its full current limit value.

Soft-Start and Tracking

The TRACK/SS pin provides a means to either soft-start the regulator or track it to a different power supply. A capacitor on this pin will program the ramp rate of the output voltage. A 1.5μA current source will charge up the external soft-start capacitor to 80% of the 0.6V internal voltage reference plus or minus any margin delta. This will control the ramp of the internal reference and the output voltage. The total soft-start time can be calculated as:

$$t_{\text{SOFTSTART}} \approx 0.8 \cdot (0.6 \pm 0.6 \cdot V_{\text{OUT}} \text{ Margin } \%) \cdot \frac{C_{\text{SS}}}{1.5\mu\text{A}}$$

If the RUN pin falls below 2.5V, then the soft-start pin is reset to allow for the proper soft-start again. Current foldback and force continuous mode are disabled during the soft-start process. The soft-start function can also be used to control the output ramp rising time, so that another regulator can be easily tracked.




Figure 6. Coincident Tracking

Output Voltage Tracking

Output voltage tracking can be programmed externally using the TRACK/SS pin. The output can be tracked up and down with another regulator. Figure 6 shows an example of coincident tracking where the master regulator's output is divided down with an external resistor divider that is the same as the slave regulator's feedback divider. Ratiometric modes of tracking can be achieved by selecting different resistor values to change the output tracking ratio. The master output must be greater than the slave output for the tracking to work. Figure 7 shows the coincident output tracking.

Tracking can be achieved by a few simple calculations and the slew rate value applied to the master's TRACK pin. The TRACK pin has a control range from 0 to 0.6V. The master's TRACK pin slew rate is directly equal to the master's output slew rate in Volts/Time. The equation:

$$\frac{\text{MR}}{\text{SR}} \cdot 100\text{k} = \text{R2}$$

where MR is the master's output slew rate and SR is the slave's output slew rate in Volts/Time. When coincident tracking is desired, then MR and SR are equal, thus R2 is equal the 100k. R1 is derived from equation:

$$\text{R1} = \frac{0.6\text{V}}{\frac{V_{\text{FB}}}{100\text{k}} + \frac{V_{\text{FB}}}{\text{R}_{\text{FB}}} - \frac{V_{\text{TRACK}}}{\text{R2}}}$$




Figure 7. Coincident Output Tracking

APPLICATIONS INFORMATION

where V_{FB} is the feedback voltage reference of the regulator, and V_{TRACK} is 0.6V. Since R_2 is equal to the 100k top feedback resistor of the slave regulator in equal slew rate or coincident tracking, then R_1 is equal to R_{FB} with $V_{FB} = V_{TRACK}$. Therefore $R_2 = 100k$, and $R_1 = 5.23k$ in Figure 6.

In ratiometric tracking, a different slew rate maybe desired for the slave regulator. R_2 can be solved for when SR is slower than MR . Make sure that the slave supply slew rate is chosen to be fast enough so that the slave output voltage will reach it final value before the master output.

For example, $MR = 1.5V/1ms$, and $SR = 1.2V/1ms$. Then $R_2 = 125k$. Solve for R_1 to equal to 5.18k.

Each of the TRACK pins will have the 1.5 μ A current source on when a resistive divider is used to implement tracking on that specific channel. This will impose an offset on the TRACK pin input. Smaller values resistors with the same ratios as the resistor values calculated from the above equation can be used. For example, where the 100k is used then a 10k can be used to reduce the TRACK pin offset to a negligible value.

RUN Enable

The RUN pin is used to enable the power module. The pin has an internal 5.1V Zener to ground. The pin can be driven with 5V logic levels.

The RUN pin can also be used as an undervoltage lockout (UVLO) function by connecting a resistor divider from the input supply to the RUN pin. The equation for UVLO threshold:

$$V_{UVLO} = \frac{R_A + R_B}{R_B} \cdot 1.5V$$

where R_A is the top resistor, and R_B is the bottom resistor.

Power Good

The PGOOD pin is an open-drain pin that can be used to monitor valid output voltage regulation. This pin monitors a $\pm 10\%$ window around the regulation point, and tracks with margining.

COMP Pin

The pin is the external compensation pin. The module has already been internally compensated for most output voltages. LTpowerCAD™ from Linear Technology is available for more control loop optimization.

FCB Pin

The FCB pin determines whether the bottom MOSFET remains on when current reverses in the inductor. Tying this pin above its 0.6V threshold enables discontinuous operation where the bottom MOSFET turns off when inductor current reverses. FCB pin below the 0.6V threshold forces continuous synchronous operation, allowing current to reverse at light loads and maintaining high frequency operation.

PLLIN Pin

The power module has a phase-locked loop comprised of an internal voltage controlled oscillator and a phase detector. This allows the internal top MOSFET turn-on to be locked to the rising edge of the external clock. The frequency range is $\pm 30\%$ around the set operating frequency. A pulse detection circuit is used to detect a clock on the PLLIN pin to turn on the phase-locked loop. The pulse width of the clock has to be at least 400ns. The clock high level must be greater than 1.7V and clock low level below 0.3V. During the start-up of the regulator, the phase-locked loop function is disabled.

INTV_{CC} and DRV_{CC} Connection

An internal low dropout regulator produces an internal 5V supply that powers the control circuitry and DRV_{CC} for driving the internal power MOSFETs. Therefore, if the system does not have a 5V power rail, the LTM4612 can be directly powered by V_{IN} . The gate driver current through the LDO is about 20mA. The internal LDO power dissipation can be calculated as:

$$P_{LDO_LOSS} = 20mA \cdot (V_{IN} - 5V)$$

The LTM4612 also provides the external gate driver voltage pin DRV_{CC}. If there is a 5V rail in the system, it is recommended to connect the DRV_{CC} pin to the external 5V rail. This is especially true for higher input voltages. Do not apply more than 6V to the DRV_{CC} pin.

APPLICATIONS INFORMATION

Parallel Operation

The LTM4612 device is an inherently current mode controlled device. This allows the paralleled modules to have very good current sharing and balanced thermal on the design. Figure 21 shows a schematic of the parallel design. The voltage feedback equation changes with the variable N as modules are paralleled. The equation:

$$R_{FB} = \frac{100k}{\frac{N}{\frac{V_{OUT}}{0.6V} - 1}}$$

N is the number of paralleled modules.

Radiated EMI Noise

High radiated EMI noise is a disadvantage for switching regulators by nature. Fast switching turn-on and turn-off make the large di/dt change in the converters, which act as the radiation sources in most systems. LTM4612 integrates the feature to minimize the radiated EMI noise to meet the most applications with low noise requirements. An optimized gate driver for the MOSFET and a noise cancellation network are installed inside the LTM4612 to achieve the low radiated EMI noise. Figure 8 shows a typical example for the LTM4612 to meet the Class B of EN55022 radiated emission limit.




Figure 8. Radiated Emission Scan with 24V_{IN} to 5V_{OUT} at 5A Measured in 10 Meter Chamber

Thermal Considerations and Output Current Derating

In different applications, LTM4612 operates in a variety of thermal environments. The maximum output current is limited by the environment thermal condition. Sufficient cooling should be provided to help ensure reliable operation. When the cooling is limited, proper output current derating is necessary, considering ambient temperature, airflow, input/output condition, and the need for increased reliability.

The power loss curves in Figures 9 and 10 can be used in coordination with the load current derating curves in Figures 11 to 16 for calculating an approximate θ_{JA} for the module. Graph designation delineates between no heat sink, and a BGA heat sink. Each of the load current derating curves will lower the maximum load current as a function of the increased ambient temperature to keep the maximum junction temperature of the power module at 125°C maximum. This will maintain the maximum operating temperature below 125°C. Each of the derating curves and the power loss curve that corresponds to the correct output voltage can be used to solve for the approximate θ_{JA} of the condition. Each figure has three curves that are taken at three different air flow conditions. Each of the derating curves in Figures 11 to 16 can be used with the appropriate power loss curve in either Figure 9 or Figure 10 to derive an approximate θ_{JA} . Table 3 provides the approximate θ_{JA} for Figures 11 to 16. A complete explanation of the thermal characteristics is provided in the thermal application note, AN110.

APPLICATIONS INFORMATION




Figure 9. Power Loss at 12V_{OUT} and 15V_{OUT}




Figure 10. Power Loss at 5V_{OUT}




Figure 11. No Heat Sink with 36V_{IN} to 5V_{OUT}




Figure 12. BGA Heat Sink with 36V_{IN} to 5V_{OUT}




Figure 13. No Heat Sink with 24V_{IN} to 12V_{OUT}




Figure 14. BGA Heat Sink with 24V_{IN} to 12V_{OUT}




Figure 15. No Heat Sink with 36V_{IN} to 15V_{OUT}




Figure 16. BGA Heat Sink with 36V_{IN} to 15V_{OUT}

APPLICATIONS INFORMATION

Table 3. 12V and 15V Outputs

DERATING CURVE	V _{IN} (V)	POWER LOSS CURVE	AIR FLOW (LFM)	HEAT SINK	θ _{JA} (°C/W)
Figures 11, 13, 15	24, 36	Figure 9	0	None	13
Figures 11, 13, 15	24, 36	Figure 9	200	None	9.3
Figures 11, 13, 15	24, 36	Figure 9	400	None	8.3
Figures 12, 14, 16	24, 36	Figure 9	0	BGA Heat Sink	12.2
Figures 12, 14, 16	24, 36	Figure 9	200	BGA Heat Sink	8.6
Figures 12, 14, 16	24, 36	Figure 9	400	BGA Heat Sink	7.7

Table 4. 5V Output

DERATING CURVE	V _{IN} (V)	POWER LOSS CURVE	AIR FLOW (LFM)	HEAT SINK	θ _{JA} (°C/W)
Figure 11	36	Figure 10	0	None	14.9
Figure 11	36	Figure 10	200	None	11.1
Figure 11	36	Figure 10	400	None	10
Figure 12	36	Figure 10	0	BGA Heat Sink	14
Figure 12	36	Figure 10	200	BGA Heat Sink	10.4
Figure 12	36	Figure 10	400	BGA Heat Sink	9.3

Heat Sink Manufacturer

Wakefield Engineering	Part No: LTN20069	Phone: 603-635-2800
-----------------------	-------------------	---------------------

APPLICATIONS INFORMATION

Safety Considerations

The LTM4612 modules do not provide isolation from V_{IN} to V_{OUT} . There is no internal fuse. If required, a slow blow fuse with a rating twice the maximum input current needs to be provided to protect each unit from catastrophic failure.

Layout Checklist/Example

The high integration of LTM4612 makes the PCB board layout very simple and easy. However, to optimize its electrical and thermal performance, some layout considerations are still necessary.

- Use large PCB copper areas for high current path, including V_{IN} , PGND and V_{OUT} . It helps to minimize the PCB conduction loss and thermal stress.
- Place high frequency ceramic input and output capacitors next to the V_D , PGND and V_{OUT} pins to minimize high frequency noise.

- Place a dedicated power ground layer underneath the unit.
- Use round corners for the PCB copper layer to minimize the radiated noise.
- To minimize the EMI noise and reduce module thermal stress, use multiple vias for interconnection between top layer and other power layers.
- Do not put vias directly on pads.
- If vias are placed onto the pads, the the vias must be capped.
- Interstitial via placement can also be used if necessary.
- Use a separated SGND ground copper area for components connected to signal pins. Connect the SGND to PGND underneath the unit.
- Place one or more high frequency ceramic capacitors close to the connection into the system board.

Figure 17 gives a good example of the recommended layout.






Figure 17. Recommended PCB Layout

APPLICATIONS INFORMATION

Figure 18. Typical 22V to 36V_{IN}, 12V at 5A DesignFigure 19. Typical 5V to 36V_{IN}, 3.3V at 5A Design with 400kHz Frequency



APPLICATIONS INFORMATION




Figure 22. 2-Phase, 12V and 10V at 5A Design







PACKAGE DESCRIPTION

Pin Assignment Tables
(Arranged by Pin Function)

PIN NAME		PIN NAME		PIN NAME		PIN NAME	
A1	V _{IN}	D1	PGND	J1	V _{OUT}	A7	INTV _{CC}
A2	V _{IN}	D2	PGND	J2	V _{OUT}	A8	PLLIN
A3	V _{IN}	D3	PGND	J3	V _{OUT}	A9	TRACK/SS
A4	V _{IN}	D4	PGND	J4	V _{OUT}	A10	RUN
A5	V _{IN}	D5	PGND	J5	V _{OUT}	A11	COMP
A6	V _{IN}	D6	PGND	J6	V _{OUT}	A12	MPGM
B1	V _{IN}	E1	PGND	J7	V _{OUT}	B7	V _D
B2	V _{IN}	E2	PGND	J8	V _{OUT}	B8	-
B3	V _{IN}	E3	PGND	J9	V _{OUT}	B9	RUN
B4	V _{IN}	E4	PGND	J10	V _{OUT}	B10	-
B5	V _{IN}	E5	PGND	J11	V _{OUT}	B11	MPGM
B6	V _{IN}	E6	PGND	K1	V _{OUT}	B12	f _{SET}
C1	V _{IN}	E7	PGND	K2	V _{OUT}	C7	V _D
C2	V _{IN}	E8	PGND	K3	V _{OUT}	C8	-
C3	V _{IN}	F1	PGND	K4	V _{OUT}	C9	-
C4	V _{IN}	F2	PGND	K5	V _{OUT}	C10	DRV _{CC}
C5	V _{IN}	F3	PGND	K6	V _{OUT}	C11	MARG1
C6	V _{IN}	F4	PGND	K7	V _{OUT}	C12	MARG0
		F5	PGND	K8	V _{OUT}		
		F6	PGND	K9	V _{OUT}	D7	-
		F7	PGND	K10	V _{OUT}	D8	-
		F8	PGND	K11	V _{OUT}	D9	SGND
		F9	PGND	L1	V _{OUT}	D10	-
		G1	PGND	L2	V _{OUT}	D11	COMP
		G2	PGND	L3	V _{OUT}	D12	MARG1
		G3	PGND	L4	V _{OUT}	E9	-
		G4	PGND	L5	V _{OUT}	E10	-
		G5	PGND	L6	V _{OUT}	E11	DRV _{CC}
		G6	PGND	L7	V _{OUT}	E12	DRV _{CC}
		G7	PGND	L8	V _{OUT}	F10	-
		G8	PGND	L9	V _{OUT}	F11	-
		G9	PGND	L10	V _{OUT}	F12	V _{FB}
		G10	PGND	L11	V _{OUT}	G12	PGOOD
		G11	PGND	M1	V _{OUT}	H12	SGND
		H1	PGND	M2	V _{OUT}	J12	NC
		H2	PGND	M3	V _{OUT}	K12	NC
		H3	PGND	M4	V _{OUT}	L12	NC
		H4	PGND	M5	V _{OUT}	M12	FCB
		H5	PGND	M6	V _{OUT}		
		H6	PGND	M7	V _{OUT}		
		H7	PGND	M8	V _{OUT}		
		H8	PGND	M9	V _{OUT}		
		H9	PGND	M10	V _{OUT}		
		H10	PGND	M11	V _{OUT}		
		H11	PGND				

PACKAGE DESCRIPTION

LGA Package
133-Lead (15mm × 15mm × 2.82mm)
(Reference LTM DWG # 05-08-1766 Rev 0)




- NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
 2. ALL DIMENSIONS ARE IN MILLIMETERS
 3. LAND DESIGNATION PER JEDEC MO-222, SPP-010
 4. DETAILS OF PAD #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE PAD #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE
 5. PRIMARY DATUM - Z - IS SEATING PLANE
 6. THE TOTAL NUMBER OF PADS: 133

SYMBOL	TOLERANCE
aaa	0.10
bbb	0.10
eee	0.05

REVISION HISTORY

REV	DATE	DESCRIPTION	PAGE NUMBER
A	03/10	Changes to Title and Description	1
		Changes to Absolute Maximum Ratings	1
		Changes to Electrical Characteristics	2, 3
		Text Changes to Operation Section	10
		Text Changes to Applications Information Section	12, 14
		Changes to Figures 18, 19, 20, 21, 22	19, 20, 21, 22
		Changes to Related Parts	26
B	05/11	Changes to the Title, Description, Features and Typical Application sections.	1
		Changes to “The ● denotes...” statement and Note 2.	2, 3, 4
		Changes to the Pin Functions.	7, 8
		Changes to the Block Diagram.	9
		Text changes to the Operation section.	10
		Text changes to the Applications Information section.	10–20
		Changes to Figures 17, 19, 21, 22.	20, 21, 22, 23
		Changes to the Related Parts.	28

PACKAGE PHOTOGRAPH



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LTM4606	EN55022B Compliant 6A, DC/DC μModule Regulator	EN55022B Compliant with PLL, Output Tracking and Margining, LTM4612 Pin Compatible
LTM4613	EN55022B Compliant 36V, 8A, Step-Down μModule Regulator with PLL, Output Tracking	$5V \leq V_{IN} \leq 36V$, $3.3V \leq V_{OUT} \leq 15V$, 15mm × 15mm × 4.3mm LGA Package
LTM4601/LTM4601A	12A DC/DC μModule Regulator with PLL, Output Tracking/Margining and Remote Sensing	Synchronizable, PolyPhase Operation, LTM4601-1/LTM4601A-1 Version Has No Remote Sensing, LGA Package
LTM4604A	Low V_{IN} 4A DC/DC μModule Regulator	$2.375V \leq V_{IN} \leq 5.5V$, $0.8V \leq V_{OUT} \leq 5V$, 9mm × 15mm × 2.3mm LGA Package
LTM4608A	Low V_{IN} 8A DC/DC μModule Regulator	$2.7V \leq V_{IN} \leq 5.5V$, $0.6V \leq V_{OUT} \leq 5V$, 9mm × 15mm × 2.8mm LGA Package
LTM8022/LTM8023	36V _{IN} , 1A and 2A DC/DC μModule Regulator	Pin Compatible, $4.5V \leq V_{IN} \leq 36V$; 9mm × 11.25mm × 2.8mm LGA Package
LTM4627	20V _{IN} , 15A DC/DC Step-Down μModule Regulator	$4.5V \leq V_{IN} \leq 20V$, $0.6V \leq V_{OUT} \leq 5V$, 15mm × 15mm × 4.3mm LGA Package
LTM4618	26V _{IN} , 6A DC/DC Step-Down μModule Regulator with PLL, Output Tracking	$4.5V \leq V_{IN} \leq 26.5V$, $0.8V \leq V_{OUT} \leq 5V$, Synchronizable, 9mm × 15mm × 4.3mm LGA Package
LTM8033	EN55022B Compliant 36V _{IN} , 3A DC/DC Step-Down μModule Regulator	$3.6V \leq V_{IN} \leq 36V$, $0.8V \leq V_{OUT} \leq 24V$, Synchronizable, 11.25mm × 15mm × 4.3mm LGA Package