



# LVDS 4x4 CROSSPOINT SWITCH

## **FEATURES**

- Greater Than 2.0 Gbps Operation
- Nonblocking Architecture Allows Each Output to be Connected to Any Input
- Pk-Pk Jitter:
  - 60 ps Typical at 2.0 Gbps
  - 110 ps Typical at 2.5 Gbps
- Compatible With ANSI TIA/EIA-644-A LVDS Standard
- Available Packaging 38-Pin TSSOP
- 25 mV of Input Voltage Threshold Hysteresis
- Propagation Delay Times: 800 ps Typical
- Inputs Electrically Compatible With LVPECL, CML and LVDS Signal Levels
- Operates From a Single 3.3-V Supply
- Low Power: 110 mA Typical
- Integrated 110- $\Omega$  Line Termination Resistors Available With SN65LVDT250

## **APPLICATIONS**


- Clock Buffering/Clock Muxing
- Wireless Base Stations
- High-Speed Network Routing
- Telecom/Datacom

## **DESCRIPTION**


The SN65LVDS250 and SN65LVDT250 are 4x4 nonblocking crosspoint switches in a flow-through pin-out allowing for ease in PCB layout. Low-voltage differential signaling (LVDS) is used to achieve a high-speed data throughput while using low power. Each of the output drivers includes a 4:1 multiplexer to allow any input to be routed to any output. Internal signal paths are fully differential to achieve the high signaling speeds while maintaining low signal skews. The SN65LVDT250 incorporates  $110\text{-}\Omega$  termination resistors for those applications where board space is a premium.

The SN65LVDS250 and SN65LVDT250 are characterized for operation from -40°C to 85°C.

## SN65LVDS250DBT ( Marked as LVDS250) SN65LVDT250DBT ( Marked as LVDT250) (TOP VIEW)



## **EYE PATTERN**



 $V_{IC}$ = 1.2 V  $|V_{ID}|$  = 200 mV 2 Gbps Input = PRBS  $2^{23}$  –1  $V_{CC}$  = 3.3 V




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# **LOGIC DIAGRAM**





**Integrated Termination on LVDT Only** 





# **EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS**

# **INPUT LVDS250**










# **OUTPUT LVDS250**





## **Table 1. CROSSPOINT LOGIC TABLES**

Ol	OUTPUT CHANNEL 1			<b>OUTPUT CHANNEL 2</b>			OUTPUT CHANNEL 3		OL	JTPUT C	HANNEL 4
	TROL NS	INPUT SELECTED		TROL NS	INPUT SELECTED		TROL NS	INPUT SELECTED	CON.		INPUT SELECTED
S10	S11	1Y/1Z	S20	S21	2Y/2Z	S30	S31	3Y/3Z	S40	S41	4Y/4Z
0	0	1A/1B	0	0	1A/1B	0	0	1A/1B	0	0	1A/1B
0	1	2A/2B	0	1	2A/2B	0	1	2A/2B	0	1	2A/2B
1	0	3A/3B	1	0	3A/3B	1	0	3A/3B	1	0	3A/3B
1	1	4A/4B	1	1	4A/4B	1	1	4A/4B	1	1	4A/4B

## PACKAGE DISSIPATION RATINGS

PACKAGE	CIRCUIT BOARD MODEL	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR <sup>(1)</sup> ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 85°C POWER RATING
TSSOP (DBT)	Low-K <sup>(2)</sup>	1038 mW	9.0 mW/°C	496 mW
TSSOP (DBT)	High-K <sup>(3)</sup>	1772 mW	15.4 mW/°C	847 mW

- 1) This is the inverse of the junction-to-ambient thermal resistance when board-mounded and with no air flow.
- (2) In accordance with the Low-K thermal metric definitions of EIA/JESD51-6
- (3) In accordance with the High-K thermal metric definitions of EIA/JESD51-6

## THERMAL CHARACTERISTICS

PARAMETER		TEST CONDITIONS	VALUE	UNITS
$\Theta_{JB}$	Junction-to-board thermal resistance		40.3	°C/W
$\Theta_{\sf JC}$	Junction-to-case thermal resistance		8.5	C/VV
D	Davisa naver dissination	V <sub>CC</sub> = 3.3 V, T <sub>A</sub> = 25°C, 1 GHz	356	mW
P <sub>D</sub>	Device power dissipation	V <sub>CC</sub> = 3.6 V, T <sub>A</sub> = 85°C, 1 GHz	522	mW

# **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted(1)

			UNITS		
Supply voltage range, V <sub>CC</sub>			-0.5 V to 4 V		
	S, DE		-0.5 V to 4 V		
Valtaga ranga(2)	A, B	A, B			
Voltage range <sup>(2)</sup>	V <sub>A</sub> - V <sub>B</sub>   (LVDT only)	1 V			
	Y, Z		-0.5 V to 4 V		
Floatroototic discharge	Human body model <sup>(3)</sup>	All pins	±3 kV		
Electrostatic discharge	Charged-device model (4)	Charged-device model (4) All pins			
Continuous power dissipation	l		See Dissipation Rating Table		

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.
- 3) Tested in accordance with JEDEC Standard 22, Test Method A114-A.
- (4) Tested in accordance with JEDEC Standard 22, Test Method C101.



# **RECOMMENDED OPERATING CONDITIONS**

				MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage			3	3.3	3.6	V
V <sub>IH</sub>	High-level input voltage	S10-S41, 1DE-4DE		2		$V_{CC}$	V
V <sub>IL</sub>	Low-level input voltage	S10-S41, 1DE-4DE		0		0.8	V
157	Manaituda of differential insulturality as	LVDS		0.1		1	V
$ V_{ID} $	Magnitude of differential input voltage	LVDT		0.1		0.8	V
	Input voltage (any combination of common	-mode or input signals)		0		3.3	V
$T_{J}$	Junction temperature				140	°C	
T <sub>A</sub> (1)	(1) Operating free-air temperature			-40		85	°C

<sup>(1)</sup> Maximum free-air temperature operation is allowed as long as the device maximum junction temperature is not exceeded.

# **TIMING SPECIFICATIONS**

	PARAMETER		MIN	NOM	MAX	UNIT
t <sub>SET</sub>	Input to select setup time			0.6		ns
t <sub>HOLD</sub>	Input to select hold time	See Figure 7		0.2		ns
t <sub>SWITCH</sub>	Select to switch output			1.2	1.6	ns

# INPUT ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted (1)

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IT+</sub>	Positive-going differential input voltage	threshold	See Figure 1			100	mV
V <sub>IT-</sub>	Negative-going differential input voltag	e threshold	See Figure 1	-100			mV
V <sub>ID(HYS)</sub>	Differential input voltage hysteresis				25		mV
	High level input suggest	1DE-4DE	V 2V	-10			
I <sub>IH</sub>	High-level input current	S10-S41	V <sub>IH</sub> = 2 V			20	μA
	Law law law at a sum at	1DE-4DE	V 00V	-10			
IIL	I <sub>IL</sub> Low-level input current		V <sub>IL</sub> = 0.8 V			20	μA
I <sub>I</sub>	Input current (A or B inputs)	ı	V <sub>I</sub> = 0 V or 3.3 V, second input at 1.2 V (other input open for LVDT)	-20		20	μΑ
I <sub>I(OFF)</sub>	Input current (A or B inputs)		$V_{CC} \le 1.5 \text{ V}, V_I = 0 \text{ V or } 3.3 \text{ V, second}$ input at 1.2 V(other input open for LVDT)	-20		20	μΑ
I <sub>IO</sub>	Input offset current ( I <sub>IA</sub> - I <sub>IB</sub>  ) (LVDS)		$V_{IA} = V_{IB, 0} \le V_{IA} \le 3.3 \text{ V}$	-6		6	μΑ
	Termination resistance (LVDT)		V <sub>ID</sub> = 300 mV, V <sub>IC</sub> = 0 V to 3.3 V	90	110	132	
R <sub>T</sub> Termination resistance (LVDT with power-off)		$V_{ID} = 300 \text{ mV}, V_{IC} = 0 \text{ V to } 3.3 \text{ V}, V_{CC} = 1.5 \text{ V}$	90	110	132	Ω	
C <sub>I</sub>	Differential input capacitance				2.5		pF

<sup>(1)</sup> All typical values are at 25°C and with a 3.3 V supply.



# **OUTPUT ELECTRICAL CHARACTERISTICS**

over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OD</sub>	Differential output voltage magnitude	See Figure 2	247	350	454	mV
$\Delta  V_{OD} $	Change in differential output voltage magnitude between logic states	$V_{ID} = \pm 100 \text{ mV}$	-50		50	mV
V <sub>OC(SS)</sub>	Steady-state common-mode output voltage		1.125		1.375	V
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage between logic states	See Figure 3	-50		50	mV
V <sub>OC(PP)</sub>	Peak-to-peak common-mode output voltage			50	150	mV
Icc	Supply current	R <sub>L</sub> =100 Ω		110	145	mA
I <sub>OS</sub>	Short-circuit output current	$V_{OY}$ or $V_{OZ} = 0 V$	-27		27	mA
I <sub>OSD</sub>	Differential short circuit output current	$V_{OD} = 0 V$	-12		12	mA
I <sub>OZ</sub>	High-impedance output current	$V_O = 0 \text{ V or } V_{CC}$			±1	μA
Co	Differential output capacitance			2		pF

## **SWITCHING CHARACTERISTICS**

over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN TY	P MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output		700 80	0 1200	
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	Coo Figure 4	700 80	0 1200	
t <sub>r</sub>	Differential output signal rise time (20%-80%)	See Figure 4	20	0 245	ps
t <sub>f</sub>	Differential output signal fall time (20%-80%)		20	0 245	
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  ) <sup>(1)</sup>			0 50	ps
t <sub>sk(o)</sub>	Channel-to-channel output skew <sup>(2)</sup>			175	ps
t <sub>sk(pp)</sub>	Part-to-part skew <sup>(3)</sup>			300	ps
t <sub>jit(per)</sub>	Period jitter, rms (1 standard deviation) <sup>(4)</sup>	See Figure 6		1 3	ps
t <sub>jit(cc)</sub>	Cycle-to-cycle jitter (peak) <sup>(5)</sup>	See Figure 6		8 17	ps
t <sub>jit(pp)</sub>	Peak-to-peak jitteR (6)	See Figure 6	(	0 110	ps
t <sub>jit(det)</sub>	Deterministic jitter, peak-to-peak <sup>(7)</sup>	See Figure 6	4	8 65	ps
t <sub>PHZ</sub>	Propagation delay, high-level-to-high-impedance output			6	
t <sub>PLZ</sub>	Propagation delay, low-level-to-high-impedance output	Coo Figure F		6	
t <sub>PZH</sub>	Propagation delay, high-impedance -to-high-level output	See Figure 5		300	ns
t <sub>PZL</sub>	Propagation delay, high-impedance-to-low-level output			300	

<sup>(1)</sup>  $t_{sk(p)}$  is the magnitude of the time difference between the  $t_{PLH}$  and  $t_{PHL}$  of any output of a single device.

 $t_{sk(o)}$  is the maximum delay time difference between drivers over temperature,  $V_{CC}$ , and process.

 $t_{sk(p)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits. Input voltage =  $V_{ID}$  = 200 mV, 50% duty cycle at 1.0 GHz,  $t_r$  =  $t_r$  = 50 ps (20% to 80%), measured over 1000 samples. Input voltage =  $V_{ID}$  = 200 mV, 50% duty cycle at 1.0 GHz,  $t_r$  =  $t_r$  = 50 ps (20% to 80%). Input voltage =  $V_{ID}$  = 200 mV, 2<sup>23</sup>-1 PRBS pattern at 2.0 Gbps,  $t_r$  =  $t_r$  = 50 ps (20% to 80%). Input voltage =  $V_{ID}$  = 200 mV, 2<sup>7</sup>-1 PRBS pattern at 2.0 Gbps,  $t_r$  =  $t_r$  = 50 ps (20% to 80%).



# PARAMETER MEASUREMENT INFORMATION




Figure 1. Voltage and Current Definitions






Figure 2. Differential Output Voltage (V<sub>OD</sub>) Test Circuit



A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_i \le 1$  ns, pulse-repetition rate (PRR) = 0.5 Mpps, pulse width = 500  $\pm 10$  ns;  $R_L = 100\Omega$ ;  $C_L$  includes instrumentation and fixture capacitance within 0,06 mm of the DUT; the measurement of  $V_{OC(PP)}$  is made on test equipment with a -3 dB bandwidth of at least 300 MHz

Figure 3. Test Circuit and Definitions fot the Driver Common-Mode Output Voltage




A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 0.25$  ns, pulse-repetition rate (PRR) = 0.5 Mpps, pulse width =  $500 \pm 10$  ns .  $C_L$  includes instrumentation and fixture capacitance within 0,06 mm of the DUT.

Figure 4. Timing Test Circuit and Waveforms




# PARAMETER MEASUREMENT INFORMATION (continued)



A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_r \le 1$  ns, pulse-repetition rate (PRR) = 0.5 Mpps, pulse width =  $500 \pm 10$  ns.  $C_L$  includes instrumentation and fixture capacitance within 0,06 mm of the DUT.

Figure 5. Enable and Disable Time Circuit and Definitions




- A. All input pulses are supplied by an Agilent 81250 Stimulus System.
- B. The measurement is made on a TEK TDS6604 running TDSJIT3 application software.

Figure 6. Driver Jitter Measurement Waveforms



# PARAMETER MEASUREMENT INFORMATION (continued)



A.  $t_{SET}$  and  $t_{HOLD}$  times specify that data must be in a stable state before and after mux control switches.

Figure 7. Input to Select for Both Rising and Falling Edge Setup and Hold Times



# TYPICAL CHARACTERISTICS




Figure 8.

**PEAK-TO-PEAK JITTER** 





Figure 9.

**PEAK-TO-PEAK JITTER** 



**PROPAGATION DELAY TIME** 

Figure 10.

PEAK-TO-PEAK JITTER




Figure 11.

**PEAK-TO-PEAK JITTER** 




Figure 12.

**PEAK-TO-PEAK JITTER** 




Figure 13.

**PEAK-TO-PEAK JITTER** 




Figure 14.




Figure 15.




Figure 16.



# **TYPICAL CHARACTERISTICS (continued)**






Figure 17.

# DIFFERENTIAL OUTPUT VOLTAGE vs FREQUENCY




Figure 19.

#### PEAK-TO-PEAK JITTER vs DATA RATE





Figure 18.

## **EYE PATTERN**



60 - ps/div  $V_{IC} = 1.2 \text{ V}, |V_{ID}| = 200 \text{ mV}, 2.5 \text{ Gbps},$   $Input = PRBS 2^{23} - 1, V_{CC} = 3.3 \text{ V}$ 


Figure 20.




# **APPLICATION INFORMATION**

# **CONFIGURATION EXAMPLES**


S10	S11	S20	S21
0	0	0	1
S30	S31	S40	S41
1	0	1	1




S10	S11	S20	S21
0	0	0	0
S30	S31	S40	S41
0	0	0	0



S10	S11	S20	S21
0	0	0	0
S30	S31	S40	S41
4	^	4	^



S10	S11	S20	S21
1	1	1	1
S30	S31	S40	S41
0	0	0	0





# **APPLICATION INFORMATION (continued)**

# TYPICAL APPLICATION CIRCUITS (ECL, PECL, LVDS, etc.)




Figure 21. Low-Voltage Positive Emitter-Coupled Logic (LVPECL)




Figure 22. Current-Mode Logic (CML)




Figure 23. Single-Ended (LVPECL)




Figure 24. Low-Voltage Differential Signaling (LVDS)





11-Apr-2013

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
SN65LVDS250DBT	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LVDS250	Samples
SN65LVDS250DBTG4	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LVDS250	Samples
SN65LVDS250DBTR	ACTIVE	TSSOP	DBT	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LVDS250	Samples
SN65LVDS250DBTRG4	ACTIVE	TSSOP	DBT	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LVDS250	Samples
SN65LVDT250DBT	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LVDT250	Samples
SN65LVDT250DBTG4	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LVDT250	Samples
SN65LVDT250DBTR	ACTIVE	TSSOP	DBT	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LVDT250	Samples
SN65LVDT250DBTRG4	ACTIVE	TSSOP	DBT	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LVDT250	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



# PACKAGE OPTION ADDENDUM

11-Apr-2013

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013


# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



# \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVDS250DBTR	TSSOP	DBT	38	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
SN65LVDT250DBTR	TSSOP	DBT	38	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1

www.ti.com 26-Jan-2013




## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LVDS250DBTR	TSSOP	DBT	38	2000	367.0	367.0	38.0
SN65LVDT250DBTR	TSSOP	DBT	38	2000	367.0	367.0	38.0

DBT (R-PDSO-G38)

# PLASTIC SMALL OUTLINE




NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-153.



# DBT (R-PDSO-G38)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>