






STANDARD 5- & 10-TAP TTL DELAY LINES



FEATURES

- TTL Schottky Interfaced
- 5/10 equally-spaced taps
- Rise time: 4 ns max⁽⁵⁾⁽⁶⁾
- Total delays from 25-1000 ns

MARKINGS AND DIMENSIONS, in (mm)



RECOMMENDED OPERATING CONDITIONS

	MIN	TYP	MAX	UNIT
V _{CC} Supply Voltage	4.75	5.00	5.25	V
V _{IH} High-Level Input Voltage	2.0			V
V _{IL} Low-Level Input Voltage			0.8	V
I _{IK} Input Clamp Current			-18	mA
I _{OH} High-Level Output Current			-1.0	mA
I _{OL} Low-Level Output Current			20	mA
T _A Operating Free-Air Temperature	0	+25	+70	°C

DC ELECTRICAL CHARACTERISTICS



TEST CONDITIONS

V _{OH} High-Level Output Voltage	V _{CC} = min, V _{IH} = min, I _{OH} = max	2.7	3.4		V
V _{OL} Low-Level Output Voltage	V _{CC} = min, V _{IL} = max, I _{OL} = max			0.5	V
V _{IK} Input Clamp Voltage	V _{CC} = min, I _I = I _{IK}			-1.2	V
I _{IH} High-Level Input Current	V _{CC} = max, V _{IN} = 2.7V			50	μA
	V _{CC} = max, V _{IN} = 5.25V			1.0	mA
I _{IL} Low-Level Input Current	V _{CC} = max, V _{IN} = 0.5V			-2	mA
I _{OS} Short Circuit Output Current	V _{CC} = max, V _{OUT} = 0, one output at a time	-40		-100	mA
I _{CC} High-Level Supply Current	V _{CC} = max, V _{IN} = OPEN		30/60	45/75	mA
I _{CC} Low-Level Supply Current	V _{CC} = max, V _{IN} = 0		65/120	75/150	mA
N _H Fanout High-Level Output	V _{CC} = max, V _{OH} = 2.7V			20	TTL load
N _L Fanout Low-Level Output	V _{CC} = max, V _{OL} = 0.5V			10	TTL load

INPUT PULSE TEST CONDITIONS

E _{IN} Pulse Voltage	3.1	3.2	3.3	V
T _{RI} Pulse Rise-Time			2.0	ns
T _W Pulse Width, of Total Delay	40/20	100		%
d Duty Cycle		33.3	50	%

PART NUMBER ⁽⁷⁾	Total Delay (ns) ^{(1) (3)}	Tap Delay (ns) ^{(1) (3)}	Notes:
DT14CB250	25	5	1. Delays measured at 1.5V level on leading edge only. 2. Delay tolerances: ±5% or ±2 ns, whichever is greater, referenced from input and guaranteed only under the following test conditions: V_{CC} = Typ, T_A = Typ, E_{IN} = Typ, T_{RI} = max, T_W = Typ, P_{RR} = 1MHz (or d/tw, whichever is less), R_L 1 megohm and C_L 2pf. 3. Temperature coefficient of delay will vary, depending upon total delay, according to the formula: T_{PTA} = (100 + (25,000/T_{PLH})). 4. Delay will vary approximately 4% for every 5% change in supply voltage. 5. Rise time measured from 0.75V to 2.4V level. 6. Measured with no loads on taps. 7. Other delays also available upon request. 8. Typical trailing edge delay = leading edge delay within ±15% typ.
DT14CB500	50	10	
DT14CB750	75	15	
DT14CB101	100	20	
DT14CB251	250	50	
DT14CB501	500	100	
DT14CB102	1000	200	
DT15CC500	50	5	
DT15CC101	100	10	
DT15CC151	150	15	
DT15CC201	200	20	
DT15CC251	250	25	
DT15CC501	500	50	
DT15CC102	1000	100	



KAPPA[®]
TECHNOLOGIES, INC.

U.S.A. Factory Direct: 1443 Pinewood Street, Rahway, NJ 07065, Phone (908) 396-9400, Toll Free 800-223-0603