Off-Line PWM Controllers with Integrated Power MOSFET STR4A100 Series



Data Sheet

Description


The STR4A100 series are power ICs for switching power supplies, incorporating a sense MOSFET and a current mode PWM controller IC.

The low standby power is accomplished by the automatic switching between the PWM operation in normal operation and the burst-oscillation under light load conditions. The product achieves high cost-performance power supply systems with few external components.

Features

- Current Mode Type PWM Control
- Auto Standby Function
 No Load Power Consumption < 10 mW
- Operation Mode Normal Operation: PWM Mode Standby: Burst Oscillation Mode
- Random Switching Function
- Slope Compensation Function
- Leading Edge Blanking Function
- Bias Assist Function
- Soft Start Function
- Protections
- Overcurrent Protection (OCP): Pulse-by-Pulse,
 built-in compensation circuit to minimize OCP point variation on AC input voltage
- Overload Protection (OLP): Aauto-restart
- Overvoltage Protection (OVP): Auto-restart
- Thermal Shutdown (TSD): Auto-restart with hysteresis

Typical Application



TC_STR4A100_1_R1

Package





Not to Scale

Lineup

• Electrical Characteristics

 $V_{D/ST}(max.) = 730 \text{ V}$

- D/S1(1114111)				
Products	Package	$f_{OSC(AVG)} \\$	R _{DS(ON)} (max.)	$I_{DLIM(H)}$
STR4A162S	SOIC8		24.6 Ω	0.365 A
STR4A162D	DIP8	65kHz	24.0 \$2	0.303 A
STR4A164D	DIPo		12.9 Ω	0.520 A
STR4A164HD	DIP8	100kHz	12.9 Ω	0.485 A

• Output Power, Pour*

	Ada	pter	Open frame		
Products	AC230V	AC85 ~265V	AC230V	AC85 ~265V	
STR4A162S	5 W	4 W	7 W	5.5 W	
STR4A162D	5.5 W	4.5 W	7.5 W	6 W	
STR4A164D	8 W	6 W	10 W	8.5 W	
STR4A164HD	9 W	7 W	13 W	10.5 W	

^{*} The output power is actual continues power that is measured at 50 °C ambient. The peak output power can be 120 to 140 % of the value stated here. Core size, ON Duty, and thermal design affect the output power. It may be less than the value stated here.

Application

- White goods
- Auxiliary power for Flat TVs
- Low power AC/DC adapter
- Battery Chargers
- Other SMPS

CONTENTS

Description	1
CONTENTS	2
1. Absolute Maximum Ratings	3
2. Recommended Operating Conditions	3
3. Electrical Characteristics	
4. Performance Curves	
5. Block Diagram	
6. Pin Configuration Definitions	
7. Typical Application	
8. External Dimensions	8
9. Marking Diagram	9
10. Operational Description	10
10.1 Startup Operation	10
10.2 Undervoltage Lockout (UVLO)	10
10.3 Bias Assist Function	
10.4 Soft Start Function	
10.5 Constant Output Voltage Control	11
10.6 Leading Edge Blanking Function	12
10.7 Random Switching Function	
10.8 Automatic Standby Mode Function	
10.9 Overcurrent Protection (OCP)	13
10.9.1 OCP Operation	
10.9.2 OCP Input Compensation Function	13
10.10 Overload Protection (OLP)	13
10.11 Overvoltage Protection (OVP)	
10.12 Thermal Shutdown (TSD)	
11. Design Notes	
11.1 External Components	15
11.1.1 Input and Output Electrolytic Capacitor	15
11.1.2 FB/OLP Pin Peripheral Circuit	15
11.1.3 VCC Pin Peripheral Circuit	
11.1.4 D/ST Pin	
11.1.5 Peripheral circuit of secondary side shunt regulator	
11.1.6 Transformer	
11.2 PCB Trace Layout and Component Placement	
12. Pattern Layout Example	19
13. Reference Design of Power Supply	20
OPERATING PRECAUTIONS	22
IMPORTANT NOTES	23

1. Absolute Maximum Ratings

• The polarity value for current specifies a sink as "+," and a source as "-," referencing the IC.

• Unless otherwise specified $T_A = 2$	$^{\circ}$ C, 5 pin = 6	pin = 7	pin = 8	pin
--	-------------------------	---------	---------	-----

Parameter	Symbol	Test Conditions	Pins	Rating	Units	Notes
FB/OLP Pin Voltage	V_{FB}		1 – 5	- 0.3 to 14	V	
FB/OLP Pin Sink Current	I_{FB}		1 – 5	1.0	mA	
VCC Pin Voltage	V _{CC}		2-5	32	V	
D/ST Pin Voltage	$V_{D/ST}$		4 – 5	- 0.3 to 730	V	
		B 6. 1		- 0.2 to 0.66		4A162S
Drain Peak Current	I_{DP}	Positive: Single pulse Negative: Within 2µs of	4 – 5	- 0.2 to 0.7	A	4A162D
		pulse width		- 0.2 to 0.98		4A164D 4A164HD
				1.34		4A162S
Power Dissipation ⁽¹⁾	P_{D}	(2)	_	1.49	W	4A162D
-				1.55		4A164D 4A164HD
Operating Ambient Temperature	T_{OP}		_	- 40 to 125	°C	
Storage Temperature	$T_{\rm stg}$		_	- 40 to 125	°C	
Junction Temperature	T_{j}		_	150	°C	

⁽¹⁾ Refer to Section 0 MOSFET Temperature versus Power Dissipation Curve

2. Recommended Operating Conditions

Recommended operating conditions means the operation conditions maintained normal function shown in electrical characteristics.

Parameter	Symbol	Min.	Max.	Units	Notes
D/ST Pin Voltage in Operation	V _{D/ST(OP)}	- 0.3	584	V	
VCC Pin Voltage in Operation	V _{CC(OP)}	11	27	V	

⁽²⁾ When embedding this hybrid IC onto the printed circuit board (cupper area in a 15mm×15mm)

Electrical Characteristics

- The polarity value for current specifies a sink as "+," and a source as "-," referencing the IC
 Unless otherwise specified, $T_A = 25$ °C, $V_{CC} = 18$ V, 5 pin = 6 pin = 7 pin = 8 pin, $V_{FB} = 3$ V, $V_{D/ST} = 10$ V

Parameter	Symbol	Conditions	Pins	Min.	Тур.	Max.	Units	Notes
Power Supply Startup Opera	tion							
Operation Start Voltage	V _{CC(ON)}	$V_{FB} = 0 V$	2-8	13.8	15.2	16.8	V	
Operation Stop Voltage ⁽¹⁾	V _{CC(OFF)}		2-8	7.3	8.1	8.9	V	
Circuit Current in Operation	I _{CC(ON)}	$V_{CC} = 12 \text{ V}$	2-8	_	-	2.5	mA	
Startup Circuit Operation Voltage	V _{STARTUP}	$V_{FB} = 0 V$ $V_{CC} = 13.5 V$	8-3	19	29	39	V	
Startup Current	$I_{STARTUP}$	$\begin{aligned} V_{FB} &= 0 \text{ V} \\ V_{CC} &= 13.5 \text{ V} \\ V_{D/ST} &= 100 \text{ V} \end{aligned}$	2-8	- 3.7	- 2.1	- 0.9	mA	
Startup Current Biasing Threshold Voltage ⁽¹⁾	V _{CC(BIAS)}	$V_{FB} = 0 V$	2-8	7.9	9.4	10.5	V	
PWM Operation								
Average PWM Switching	$f_{OSC(AVG)}$		8-3	58	65	72	kHz	4A162S / 62D/ 46D
Frequency				90	100	110		4A164HD
PWM Frequency Modulation	$\Delta \mathrm{f}$		8-3	_	5	-	kHz	4A162S / 62D/ 46D
Deviation				_	7	-		4A164HD
Maximum ON Duty	$\mathrm{D}_{\mathrm{MAX}}$		8-3	65	74	83	%	4A162S / 62D/ 46D
,	1417.171			65	73	82		4A164HD
Protection Function								
Leading Edge Blanking	$t_{ m BW}$		_	_	290	_	ns	4A162S / 62D/ 46D
Time ⁽²⁾	-BW			_	250	-	113	4A164HD
Drain Current Limit Compensation ON Duty ⁽²⁾	D_{DPC}		_	_	36	_	%	
				0.290	0.322	0.354		4A162S/ 62D
Drain Current Limit (ON Duty = 0 %)	$I_{DLIM(L)}$		4-8	0.413	0.459	0.505	A	4A164D
,				0.385	0.428	0.471		4A164HD
				0.336	0.365	0.394		4A162S/ 62D
Drain Current Limit (ON Duty ≥ 36 %)	$I_{DLIM(H)}$		4-8	0.478	0.520	0.562	Α	4A164D
(O11 Daty _ 30 70)	ON Buty = 30 70)			0.446	0.485	0.524		4A164HD
Maximum Feedback Current	I _{FB(MAX)}	$V_{CC} = 12 \text{ V}$ $V_{FB} = 0 \text{ V}$	1-8	- 120	- 77	- 45	μΑ	
Minimum Feedback Current	$I_{FB(MIN)}$	$V_{FB} = 6.8 \text{ V}$	1-8	- 28	- 13	- 6	μA	
FB/OLP Pin Oscillation Stop Threshold Voltage	V _{FB(OFF)}		1-8	0.98	1.23	1.48	V	
OLP Threshold Voltage	$V_{FB(OLP)}$		1-8	7.3	8.1	8.9	V	
OLP Operation Current	$I_{CC(OLP)}$	V _{FB} = OPEN	2-8	_	230	_	μA	


 $[\]stackrel{\scriptscriptstyle{(1)}}{V_{CC(BIAS)}}\!>\!V_{CC(OFF)}\;always$ $\stackrel{\scriptscriptstyle{(2)}}{Design}\;assurance$


Parameter	Symbol	Conditions	Pins	Min.	Тур.	Max.	Units	Notes
OLP Delay Time	$t_{\rm OLP}$	V _{FB} = OPEN	_	58	76	94	ms	
FB/OLP Pin Clamp Voltage	V _{FB(CLAMP)}		1-8	10.5	12.0	13.5	V	
OVP Threshold Voltage	V _{CC(OVP)}		2-8	27.5	29.5	31.5	V	
Thermal Shutdown Operating Temperature ⁽²⁾	$T_{j(TSD)}$		_	135	_	_	°C	
Thermal Shutdown Hysteresis ⁽²⁾	$T_{j(TSDHYS)}$		_	_	70	_	°C	
MOSFET								
Drain Leakage Current	$I_{ m DSS}$	$Ta = 125 \text{ °C}$ $V_{FB} = 0 \text{ V}$ $V_{D/ST} = 584 \text{ V}$	4-8	_	_	50	μΑ	
On Resistance	D	$I_D = 37 \text{ mA}$	4-8	_	21.0	24.6	Ω	4A162××
Oli Resistance	$R_{DS(ON)}$	$I_D = 52 \text{ mA}$		_	11.0	12.9	52	4A164××
Switching Time	t_{f}		4-8	-	-	250	ns	
Thermal Characteristics								
				_	_	18		4A162D
	θ_{i-F}	(3)	_	_	-	21	°C/W	4A162S
Thermal Resistance ⁽²⁾	Ů			_	_	16		4A164D / 64HD
Thermal Resistance	$\theta_{ ext{j-C}}$ (4)			_	_	15		4A162D
		(4)	_	-	-	16	°C/W	4A162S
				_	_	15		4A164D / 64HD


 $^{^{(3)}}$ $\theta_{j\text{-}F}$ is thermal resistance between junction of MIC and frame. Frame temperature (T_F) is measured at the root of the 7 pin (S/GND). (4) θ_{j-C} is thermal resistance between junction of MIC and case. Case temperature (T_C) is measured at the center of the

case top surface


4. Performance Curves








5. Block Diagram



BD_STR4A100_R1

6. Pin Configuration Definitions



Pin	Name	Descriptions		
1	FB/OLP	Input of constant voltage control signal and Overload Protection (OLP) signal		
2	VCC	Power supply voltage input for Control Part and Overvoltage Protection (OVP) signal input		
3	_	(Pin removed)		
4	D/ST	MOSFET drain and startup current input		
5				
6	S/GND	MOSEET source and ground		
7	S/GND	MOSFET source and ground		
8				

7. Typical Application

The PCB traces of the S/GND pins should be as wide as possible, in order to enhance thermal dissipation.

In applications having a power supply specified such that D/ST pin has large transient surge voltages, a clamp snubber circuit of a capacitor-resistor-diode (CRD) combination should be added on the primary winding P, or a damper snubber circuit of a capacitor (C) or a resistor-capacitor (RC) combination should be added between the D/ST pin and the S/GND pin.






Figure 7-1 Typical application

8. External Dimensions

• DIP8




• SOIC8



"			
FRONT V	IEW		
A	D		A2


Dimension	М	MM		1CH
וויופרוטוטרו	Min.	Max.	Min.	Max.
Α	-	1.7272	-	0.068
A1	0.1270	0.2286	0.005	0.009
A2	1.3970	1.4986	0.055	0.059
В	0.3302	0.5080	0.013	0.020
С	0.1905	0.2413	0.0075	0.0095
D	4.8514	5.0038	0.191	0.197
E	3.8354	3.9878	0.151	0.157
E1	3.7338	3.8862	0.147	0.153
е	1.2700 BSC		0.05 BSC	
Н	5.8928	6.1976	0.232	0.244
L1	0.5080	0.7620	0.020	0.030
θ	0	8*	0	8*




NOTES:

- All liner dimensions are in inches
- Pb-free. Device composition compliant with the RoHS directive

Land Pattern Example (not to scale)



9. Marking Diagram



10. Operational Description

All of the parameter values used in these descriptions are typical values, unless they are specified as minimum or maximum.

With regard to current direction, "+" indicates sink current (toward the IC) and "-" indicates source current (from the IC).

10.1 Startup Operation

Figure 10-1 shows the circuit around the VCC pin.

The IC incorporates the startup circuit. The circuit is connected to D/ST pin. When the D/ST pin voltage reaches to Startup Circuit Operation Voltage $V_{STARTUP}=29$ V, the startup circuit starts operation. During the startup process, the constant current, $I_{STARTUP}=-2.1$ mA, charges C2 at the VCC pin. When VCC pin voltage increases to $V_{CC(ON)}=15.2$ V, the control circuit starts switching operation. During the IC operation, the voltage rectified the auxiliary winding voltage, V_D , of Figure 10-1 becomes a power source to the VCC pin. After switching operation begins, the startup circuit turns off automatically so that its current consumption becomes zero.




Figure 10-1 VCC pin peripheral circuit

The approximate value of auxiliary winding voltage is 15 to 20 V, taking account of the winding turns of D winding so that the VCC pin voltage becomes Equation (1) within the specification of input and output voltage variation of power supply.

$$V_{CC(BIAS)}(max.) < V_{CC} < V_{CC(OVP)}(min.)$$

 $\Rightarrow 10.5 (V) < V_{CC} < 27.5 (V)$ (1)

The startup time of the IC is determined by C2 capacitor value. The approximate startup time t_{START} is calculated as follows:

$$t_{\text{START}} = C2 \times \frac{V_{\text{CC(ON)}} - V_{\text{CC(INT)}}}{\left|I_{\text{CC(ST)}}\right|}$$
(2)

Where.

 t_{START} : Startup time of the IC (s)

 $V_{CC(INT)}$: Initial voltage on the VCC pin (V)

10.2 Undervoltage Lockout (UVLO)

Figure 10-2 shows the relationship of the VCC pin voltage and circuit current $I_{CC}.$ When VCC pin voltage decreases to $V_{\text{CC(OFF)}}=8.1$ V, the control circuit stops operation by UVLO (Undervoltage Lockout) circuit, and reverts to the state before startup.




Figure 10-2 Relationship between VCC pin voltage and I_{CC}

10.3 Bias Assist Function

By the Bias Assist Function, the startup failure is prevented.

When FB pin voltage is the FB/OLP Pin Oscillation Stop Threshold Voltage, $V_{FB(OFF)}$ = 1.23 V or less and VCC pin voltage decreases to the Startup Current Biasing Threshold Voltage, $V_{CC(BIAS)}$ = 9.4 V, the Bias Assist Function is activated.

When the Bias Assist Function is activated, the VCC pin voltage is kept almost constant voltage, $V_{\text{CC(BIAS)}}$ by providing the startup current, I_{STARTUP} , from the startup circuit. Thus, the VCC pin voltage is kept more than $V_{\text{CC(OFF)}}$.

Since the startup failure is prevented by the Bias Assist Function, the value of C2 connected to the VCC pin can be small. Thus, the startup time and the response time of the Overvoltage Protection (OVP) become shorter.

The operation of the Bias Assist Function in startup is as follows. It is necessary to check and adjust the startup

process based on actual operation in the application, so that poor starting conditions may be avoided.

Figure 10-3 shows the VCC pin voltage behavior during the startup period.

After the VCC pin voltage increases to $V_{\text{CC(ON)}} = 15.2$ V at startup, the IC starts the operation. Then circuit current increases and the VCC pin voltage decreases. At the same time, the auxiliary winding voltage, V_D , increases in proportion to output voltage. These are all balanced to produce the VCC pin voltage.

When the VCC pin voltage is decrease to $V_{\text{CC(OFF)}} = 8.1 \text{ V}$ in startup operation, the IC stops switching operation and a startup failure occurs.

When the output load is light at startup, the output voltage may become more than the target voltage due to the delay of feedback circuit. In this case, the FB pin voltage is decreased by the feedback control. When the FB pin voltage decreases to $V_{\text{FB}(\text{OFF})}$ or less, the IC stops switching operation and the VCC pin voltage decreases. When the VCC pin voltage decreases to $V_{\text{CC}(\text{BIAS})}$, the Bias Assist function is activated and the startup failure is prevented.




Figure 10-3 VCC pin voltage during startup period

10.4 Soft Start Function

Figure 10-4 shows the behavior of VCC pin voltage and drain current during the startup period.

The IC activates the soft start circuitry during the startup period. Soft start time is fixed to around 6 ms. during the soft start period, overcurrent threshold is increased step-wisely (5 steps). This function reduces the voltage and the current stress of a power MOSFET and the secondary side rectifier diode.

Since the Leading Edge Blanking Function (refer to Section 10.6) is deactivated during the soft start period, there is the case that ON time is less than the Leading Edge Blanking Time, $t_{\rm BW}$. After the soft start period, D/ST pin current, $I_{\rm D}$, is limited by the Drain Current Limit, $I_{\rm DLIM}$, until the output voltage increases to the target operating voltage. This period is given as $t_{\rm LIM}$. In case $t_{\rm LIM}$ is longer than the OLP Delay Time, $t_{\rm OLP}$, the output power is limited by the Overload Protection (OLP) operation. Thus, it is necessary to adjust the value of output capacitor and the turn ratio of auxiliary

winding D so that the t_{LIM} is less than $t_{OLP} = 58$ ms (min.).




Figure 10-4 V_{CC} and I_D behavior during startup

10.5 Constant Output Voltage Control

The IC achieves the constant voltage control of the power supply output by using the current-mode control method, which enhances the response speed and provides the stable operation.

The FB/OLP pin voltage is internally added the slope compensation at the feedback control (refer to Section 5.Block Diagram), and the target voltage, V_{SC} , is generated. The IC compares the voltage, V_{ROCP} , of a current detection resistor with the target voltage, V_{SC} , by the internal FB comparator, and controls the peak value of V_{ROCP} so that it gets close to V_{SC} , as shown in Figure 10-5 and Figure 10-6.

• Light load conditions

When load conditions become lighter, the output voltage, V_{OUT} , increases. Thus, the feedback current from the error amplifier on the secondary-side also increases. The feedback current is sunk at the FB/OLP pin, transferred through a photo-coupler, PC1, and the FB/OLP pin voltage decreases. Thus, V_{SC} decreases, and the peak value of V_{ROCP} is controlled to be low, and the peak drain current of I_D decreases. This control prevents the output voltage from increasing.

• Heavy load conditions

When load conditions become greater, the IC performs the inverse operation to that described above. Thus, V_{SC} increases and the peak drain current of I_D increases. This control prevents the output voltage from decreasing.

In the current mode control method, when the drain current waveform becomes trapezoidal in continuous operating mode, even if the peak current level set by the target voltage is constant, the on-time fluctuates based on the initial value of the drain current.

This results in the on-time fluctuating in multiples of the fundamental operating frequency as shown in Figure 10-7. This is called the subharmonics phenomenon. In order to avoid this, the IC incorporates the Slope Compensation Function. Because the target voltage is added a down-slope compensation signal, which reduces the peak drain current as the on-duty gets wider relative to the FB/OLP pin signal to compensate $V_{\rm SC}$, the subharmonics phenomenon is suppressed. Even if subharmonic oscillations occur when the IC has some excess supply being out of feedback control, such as during startup and load shorted, this does not affect performance of normal operation.




Figure 10-5 FB/OLP pin peripheral circuit




Figure 10-6 Drain current, I_D, and FB comparator operation in steady operation




Figure 10-7 Drain current, I_D, waveform in subharmonic oscillation

10.6 Leading Edge Blanking Function

The constant voltage control of output of the IC uses the peak-current-mode control method.

In peak-current-mode control method, there is a case that the power MOSFET turns off due to unexpected response of a FB comparator or Overcurrent Protection (OCP) circuit to the steep surge current in turning on a power MOSFET.

In order to prevent this response to the surge voltage in turning-on the power MOSFET, the Leading Edge Blanking Time, t_{BW} , is built-in.

10.7 Random Switching Function

The IC modulates its switching frequency randomly by superposing the modulating frequency on $f_{\rm OSC(AVG)}$ in normal operation. This function reduces the conduction noise compared to others without this function, and simplifies noise filtering of the input lines of power supply.

10.8 Automatic Standby Mode Function

In light load, FB/OLP pin voltage according to decreasing drain current, $I_{\rm D}.\,$

Automatic standby mode is activated automatically when FB/OLP pin voltage decreases to $V_{\text{FB(OFF)}}$.

The operation mode becomes burst oscillation, as shown in Figure 10-8.




Figure 10-8 Auto Standby mode timing

Burst oscillation mode reduces switching losses and improves power supply efficiency because of periodic non-switching intervals. Generally, in order to improve efficiency under light load conditions, the frequency of the burst oscillation mode becomes just a few kilohertz. Because the IC suppresses the peak drain current well during burst oscillation mode, audible noises can be reduced. If VCC pin voltage decreases to $V_{\rm CC(BIAS)} = 9.4$ V during the transition to the burst oscillation mode, the Bias Assist Function is activated and stabilizes the Standby mode operation, because the Startup Current, $I_{\rm STARTUP}$ is provided to the VCC pin so that the VCC pin

voltage does not decrease to $V_{CC(OFF)}$.

However, if the Bias Assist Function is always activated during steady-state operation including standby mode, the power loss increases. Therefore, the VCC pin voltage should be more than $V_{\text{CC(BIAS)}}$, for example, by adjusting the turns ratio of the auxiliary winding and the secondary-side winding and/or reducing the value of R2 in Figure 11-2 (refer to Section 11.1 Peripheral Components for a detail of R2)

10.9 Overcurrent Protection (OCP)

10.9.1 OCP Operation

Overcurrent Protection (OCP) detects each drain peak current level of a power MOSFET on pulse-by-pulse basis, and limits the output power when the current level reaches to OCP threshold voltage.

10.9.2 OCP Input Compensation Function

ICs with PWM control usually have some propagation delay time. The steeper the slope of the actual drain current at a high AC input voltage is, the larger the actual drain peak current is, compared to the Drain Current Limit. Thus, the peak current has some variation depending on AC input voltage in OCP state. In order to reduce the variation of peak current in OCP state, the IC has Input Compensation Function. This function corrects the Drain Current Limit depending on AC input voltage, as shown in Figure 10-9.

When AC input voltage is low (ON Duty is broad), the Drain Current Limit is controlled to become high. The difference of peak drain current become small compared with the case where the AC input voltage is high (ON Duty is narrow). The compensation signal depends on ON Duty. The relation between the ON Duty and the Drain Current Limit after compensation, I_{DLIM}', is expressed as Equation (3). When ON Duty is broader than 36 %, the the Drain Current Limit becomes a constant value I_{DLIM(H)}.

$$I_{DLIM}' = \frac{I_{DLIM(H)} - I_{DLIM(L)}}{36(\%)} \times Duty + I_{DLIM(L)}$$
(3)

where,

Duty : MOSFET ON Duty (%)

 $I_{DLIM(H)}$: Drain current limit (ON Duty \geq 36 %) $I_{DLIM(L)}$: Drain current limit (ON Duty = 0 %)

Products	$I_{DLIM(H)}$	$I_{DLIM(L)}$
4A162D / 62S	0.365 A	0.322 A
4A164HD	0.485 A	0.428A
4A164D	0.520 A	0.459 A




Figure 10-9 Relationship between ON Duty and Drain Current Limit after compensation

10.10 Overload Protection (OLP)

Figure 10-10 shows the FB/OLP pin peripheral circuit, and Figure 10-11 shows each waveform for Overload Protection (OLP) operation. When the peak drain current of I_D is limited by Overcurrent Protection operation, the output voltage, $V_{\rm OUT},$ decreases and the feedback current from the secondary photo-coupler becomes zero. Thus, the feedback current, $I_{FB},$ charges C3 connected to the FB/OLP pin and FB/OLP pin voltage increases. When the FB/OLP pin voltage increases to $V_{\rm FB(OLP)}=8.1~V$ or more for the OLP delay time, $t_{\rm OLP}=76~{\rm ms}$ or more, the OLP is activated, the IC stops switching operation.

During OLP operation, Bias Assist Function is disabled. Thus, VCC pin voltage decreases to $V_{\text{CC(OFF)}}$, the control circuit stops operation. After that, the IC reverts to the initial state by UVLO circuit, and the IC starts operation when VCC pin voltage increases to $V_{\text{CC(ON)}}$ by startup current. Thus the intermittent operation by UVLO is repeated in OLP state.

This intermittent operation reduces the stress of parts such as a power MOSFET and secondary side rectifier diodes. In addition, this operation reduces power consumption because the switching period in this intermittent operation is short compared with oscillation stop period. When the abnormal condition is removed, the IC returns to normal operation automatically.




Figure 10-10 FB/OLP pin peripheral circuit




Figure 10-11 OLP operational waveforms

10.11 Overvoltage Protection (OVP)

When a voltage between the VCC pin and the S/GND pin increases to $V_{\text{CC(OVP)}} = 29.5 \text{ V}$ or more, Overvoltage Protection (OVP) is activated and the IC stops switching operation. During OVP operation, the Bias Assist Function is disabled, the intermittent operation by UVLO is repeated (refer to Section 10.10). When the fault condition is removed, the IC returns to normal operation automatically (refer to Figure 10-12).

Figure 10-13 shows OVP operational waveforms at high temperature.

If OVP is activated in the condition that the junction temperature, T_j , of IC is higher than $T_{j(TSD)} - T_{j(TSD)HYS}$, the OVP operations as below.

When the VCC pin voltage decreases to $V_{\text{CC(OFF)}}$, the Bias Assist Function is activated. When T_j reduces to less than $T_{j(TSD)} - T_{j(TSD)HYS}$, the Bias Assist Function is disabled and the VCC pin voltage decreases to $V_{\text{CC(OFF)}}$.

Release condition of OVP at high temperature is $T_j \le (T_{i(TSD)} - T_{i(TSD)HYS})$ and VCC pin voltage $\le V_{CC(OFF)}$.




Figure 10-12 OVP operational waveforms




Figure 10-13 OVP operational waveforms at high temperature

When VCC pin voltage is provided by using auxiliary winding of transformer, the VCC pin voltage is proportional to output voltage. Thus, the VCC pin can detect the overvoltage conditions such as output voltage detection circuit open. The approximate value of the output voltage $V_{\text{OUT}(\text{OVP})}$ in OVP condition is calculated by using Equation (4).

$$V_{\text{OUT(OVP)}} = \frac{V_{\text{OUT(NORMAL)}}}{V_{\text{CC(NORMAL)}}} \times 29.5 \text{ (V)}$$
(4)

Where,

 $V_{OUT(NORMAL)}$: Output voltage in normal operation $V_{CC(NORMAL)}$: VCC pin voltage in normal operation

10.12 Thermal Shutdown (TSD)

Figure 10-14 shows the TSD operational waveforms. When the temperature of control circuit increases to $T_{j(TSD)}=135\,$ °C or more, Thermal Shutdown (TSD) is activated and the IC stops switching operation. After that, VCC pin voltage decreases. When the VCC pin voltage decreases to $V_{CC(BIAS)}$, the Bias Assist Function is activated and the VCC pin voltage is kept to over the $V_{CC(OFF)}$.

When the temperature reduces to less than $T_{j(TSD)}-T_{j(TSD)HYS}$, the Bias Assist Function is disabled and the VCC pin voltage decreases to $V_{CC(OFF)}$. At that time, the IC stops operation and reverts to the state before startup. After that, the startup circuit is activated, the VCC pin voltage increases to $V_{CC(ON)}$, and the IC starts switching operation again.

In this way, the intermittent operation by the TSD and the UVLO is repeated while there is an excess thermal condition. When the fault condition is removed, the IC returns to normal operation automatically.




Figure 10-14 TSD operational waveforms

11. Design Notes

11.1 External Components

Take care to use properly rated, including derating as necessary and proper type of components.




Figure 11-1 The IC peripheral circuit

11.1.1 Input and Output Electrolytic Capacitor

Apply proper derating to ripple current, voltage, and temperature rise. Use of high ripple current and low impedance types, designed for switch mode power supplies, is recommended.

11.1.2 FB/OLP Pin Peripheral Circuit

C3 (see Figure 11-1) is for high frequency noise rejection and phase compensation, and should be connected close to the FB/OLP pin and the S/GND pin. The value of C3 is recommended to be about 2200 pF to 0.01 $\,\mu F,\,$ and should be selected based on actual operation in the application.

11.1.3 VCC Pin Peripheral Circuit

The value of C2 in Figure 11-1 is generally recommended to be 10 μF to 47 μF (refer to Section 10.1 Startup Operation, because the startup time is determined by the value of C2)

In actual power supply circuits, there are cases in which the VCC pin voltage fluctuates in proportion to the output current, I_{OUT} (see Figure 11-2), and the Overvoltage Protection (OVP) on the VCC pin may be activated. This happens because C2 is charged to a peak voltage on the auxiliary winding D, which is caused by the transient surge voltage coupled from the primary winding when the power MOSFET turns off.

For alleviating C2 peak charging, it is effective to add some value R2, of several tenths of ohms to several ohms, in series with D2 (see Figure 11-1). The optimal value of R2 should be determined using a transformer matching what will be used in the actual application, because the variation of the auxiliary winding voltage is affected by the transformer structural design.




Figure 11-2 Variation of VCC pin voltage and power

11.1.4 D/ST Pin

Figure 11-3 shows D/ST pin peripheral circuit and Figure 11-4 shows D/ST pin waveform in normal operation.

The internal power MOSFET connected to D/ST pin is permanently damaged when the D/ST pin voltage and the current exceed the Absolute Maximum Ratings. The D/ST pin voltage is tuned to be less than about 90 % of the Absolute Maximum Ratings (657 V) in all condition of actual operation, and the value of transformer and components should be selected based on actual operation in the application. And the D/ST pin voltage in normal operation is tuned to be the Recommended Operating Conditions, $V_{\text{D/ST(OP)}} < 584 \text{ V}$.

The fast recovery diodes are recommended for using as D1, D2 and D51. (for D1, SARS is also recommended)




Figure 11-3 D/ST pin peripheral circuit




Figure 11-4 D/ST pin voltage waveform in normal operation

11.1.5 Peripheral circuit of secondary side shunt regulator

Figure 11-5 shows the secondary side detection circuit with the standard shunt regulator IC (U51).

C52 and R53 are for phase compensation. The value of C52 and R53 are recommended to be around 0.047 μF to 0.47 μF and 4.7 $k\Omega$ to 470 $k\Omega,$ respectively. They should be selected based on actual operation in the application.




Figure 11-5 Peripheral circuit of secondary side shunt regulator (U51)

11.1.6 Transformer

Apply proper design margin to core temperature rise by core loss and copper loss.

Because the switching currents contain high frequency currents, the skin effect may become a consideration.

Choose a suitable wire gauge in consideration of the RMS current and a current density of 4 to 6 A/mm².

If measures to further reduce temperature are still necessary, the following should be considered to increase the total surface area of the wiring:

- Increase the number of wires in parallel.
- Use litz wires.
- Thicken the wire gauge.

In the following cases, the surge of VCC pin voltage becomes high.

- The surge voltage of primary main winding, P, is high (low output voltage and high output current power supply designs)
- The winding structure of auxiliary winding, D, is susceptible to the noise of winding P.

When the surge voltage of winding D is high, the VCC pin voltage increases and the Overvoltage

Protection (OVP) may be activated. In transformer design, the following should be considered;

- The coupling of the winding P and the secondary output winding S should be maximized to reduce the leakage inductance.
- The coupling of the winding D and the winding S should be maximized.
- The coupling of the winding D and the winding P should be minimized.

In the case of multi-output power supply, the coupling of the secondary-side stabilized output winding, S1, and the others (S2, S3…) should be maximized to improve the line-regulation of those outputs.


Figure 11-6 shows the winding structural examples of two outputs.

Winding structural example (a): S1 is sandwiched between P1 and P2 to maximize the coupling of them for surge reduction of P1 and P2. D is placed far from P1 and P2 to minimize the coupling to the primary for the surge reduction of D.


• Winding structural example (b)

line-regulation of outputs.

P1 and P2 are placed close to S1 to maximize the coupling of S1 for surge reduction of P1 and P2. D and S2 are sandwiched by S1 to maximize the coupling of D and S1, and that of S1 and S2. This structure reduces the surge of D, and improves the



Winding structural example (a)



Winding structural example (b)

Figure 11-6 Winding structural examples

11.2 PCB Trace Layout and Component Placement

Since the PCB circuit trace design and the component layout significantly affects operation, EMI noise, and power dissipation, the high frequency PCB trace should be low impedance with small loop and wide trace.

In addition, the ground traces affect radiated EMI noise, and wide, short traces should be taken into account.

Figure 11-7 shows the circuit design example.

(1) Main Circuit Trace Layout:

This is the main trace containing switching currents, and thus it should be as wide trace and small loop as possible.

If C1 and the IC are distant from each other, placing a capacitor such as film capacitor (about $0.1~\mu F$ and with proper voltage rating) close to the transformer or the IC is recommended to reduce impedance of the high frequency current loop.

(2) Control Ground Trace Layout

Since the operation of IC may be affected from the large current of the main trace that flows in control ground trace, the control ground trace should be separated from main trace and connected at a single point as close to the S/GND pin as possible.

(3) VCC Trace Layout:

This is the trace for supplying power to the IC, and thus it should be as small loop as possible. If C2 and the IC are distant from each other, placing a capacitor such as film capacitor C_f (about 0.1 μF to 1.0 μF) close to the VCC pin and the S/GND pin is recommended.

(4) FB/OLP Trace Layout

The components connected to FB/OLP pin should be as close to FB/OLP pin as possible. The trace between the components and FB/OLP pin should be as short as possible.

(5) Secondary Rectifier Smoothing Circuit Trace Layout:

This is the trace of the rectifier smoothing loop, carrying the switching current, and thus it should be as wide trace and small loop as possible. If this trace is thin and long, inductance resulting from the loop may increase surge voltage at turning off the power MOSFET. Proper rectifier smoothing trace layout helps to increase margin against the power MOSFET breakdown voltage, and reduces stress on the clamp snubber circuit and losses in it.

(6) Thermal Considerations

Because the power MOSFET has a positive thermal coefficient of $R_{DS(ON)}$, consider it in thermal design. Since the copper area under the IC and the S/GND pin trace act as a heatsink, its traces should be as wide as possible.




Figure 11-7 Peripheral circuit example around the IC

12. Pattern Layout Example

The following show the two outputs PCB pattern layout example and the schematic of circuit using SOIC8 type of STR4A100 series.




Figure 12-1 PCB circuit trace layout example (SOIC8 type)




Figure 12-2 Circuit schematic for PCB circuit trace layout

13. Reference Design of Power Supply

As an example, the following show the power supply specification, the circuit schematic, the bill of materials, and the transformer specification.

• Power supply specification

IC	STR4A162S
Input voltage	AC85V to AC265V
Maximum output power	5 W (peak)
Output voltage	5 V
Output current	1 A (max.)

• Circuit schematic Refer to Figure 12-2

• Bill of materials

Symbol	Part type	Ratings ⁽¹⁾	Recommended Sanken Parts	Symbol	Part type	Ratings ⁽¹⁾	Recommended Sanken Parts
RC1	General, chip	800 V, 1 A		D50	Schottky	60 V, 3 A	SJPB-L6
F1	Fuse	AC 250 V, 1 A		R1 (3)	Metal oxide, chip	680 kΩ	
L1 (2)	CM inductor	470 μΗ		R2	General, chip	47 Ω	
C1 (2)	Electrolytic	400 V, 6.8 μF		R51	General, chip	Open	
C2 (2)	Electrolytic	400 V, 6.8 μF		R52	General, chip	560 Ω	
C3	Ceramic, chip	630 V, 680 pF		R53	General, chip	6.8 kΩ	
C4	Electrolytic	50 V, 10 μF		R54	General, chip	5.6 kΩ	
C5	Ceramic, chip	50 V, 4700 pF		R55 (2)	General, chip	6.8 kΩ	
C6	Ceramic, chip	Open		R56 (2)	General, chip	0 Ω	
C7	Ceramic, chip	250 V,680 pF		R57	General, 1%	2.2 kΩ	
C51	Ceramic, chip	Open		L51	Inductor	5 μΗ	
C52	Electrolytic	16 V, 1000 μF		PC1	Photo-coupler	PC123 or equiv	
C53 (2)	Electrolytic	50 V, 0.47 μF		T1	Transformer	See the specification	
C54 (2)	Electrolytic	Open		U1	IC		STR4A162S
D5	General, chip	800V, 1A	SARS05	U50	Shunt regulator	V _{REF} = 2.5 V TL431 or equiv	
D6	First recovery	250 V, 250 mA					

⁽¹⁾ Unless otherwise specified, the voltage rating of capacitor is 50 V or less and the power rating of resistor is 1/8 W or less.

⁽²⁾ It is necessary to be adjusted based on actual operation in the application.

⁽³⁾ Resistors applied high DC voltage and of high resistance are recommended to select resistors designed against electromigration or use combinations of resistors in series for that to reduce each applied voltage, according to the requirement of the application.


• Transformer specification


 $\begin{array}{ll} \bullet & \text{Primary inductance, L_P} & : 2.0 \text{ mH} \\ \bullet & \text{Core size} & : \text{EI-16} \end{array}$

• Al-value : 108 nH/N² (Center gap of about 0.15 mm)

· Winding specification

Winding	Symbol	Number of turns (T)	Wire diameter (mm)	Construction
Primary winding	P1	136	φ 0.20	Four layers, solenoid winding
Output winding	S1	8	φ 0.32 × 2	Single-layer, solenoid winding
Auxiliary winding	D	21	φ 0.20	Single-layer, solenoid winding





OPERATING PRECAUTIONS

In the case that you use Sanken products or design your products by using Sanken products, the reliability largely depends on the degree of derating to be made to the rated values. Derating may be interpreted as a case that an operation range is set by derating the load from each rated value or surge voltage or noise is considered for derating in order to assure or improve the reliability. In general, derating factors include electric stresses such as electric voltage, electric current, electric power etc., environmental stresses such as ambient temperature, humidity etc. and thermal stress caused due to self-heating of semiconductor products. For these stresses, instantaneous values, maximum values and minimum values must be taken into consideration. In addition, it should be noted that since power devices or IC's including power devices have large self-heating value, the degree of derating of junction temperature affects the reliability significantly.

Because reliability can be affected adversely by improper storage environments and handling methods, please observe the following cautions.

Cautions for Storage

- Ensure that storage conditions comply with the standard temperature (5 to 35°C) and the standard relative humidity (around 40 to 75%); avoid storage locations that experience extreme changes in temperature or humidity.
- Avoid locations where dust or harmful gases are present and avoid direct sunlight.
- Reinspect for rust on leads and solderability of the products that have been stored for a long time.

Cautions for Testing and Handling

When tests are carried out during inspection testing and other standard test periods, protect the products from power surges from the testing device, shorts between the product pins, and wrong connections. Ensure all test parameters are within the ratings specified by Sanken for the products.

Remarks About Using Thermal Silicone Grease

- When thermal silicone grease is used, it shall be applied evenly and thinly. If more silicone grease than required is applied, it may produce excess stress.
- The thermal silicone grease that has been stored for a long period of time may cause cracks of the greases, and it
 cause low radiation performance. In addition, the old grease may cause cracks in the resin mold when screwing the
 products to a heatsink.
- Fully consider preventing foreign materials from entering into the thermal silicone grease. When foreign material is immixed, radiation performance may be degraded or an insulation failure may occur due to a damaged insulating plate.
- The thermal silicone greases that are recommended for the resin molded semiconductor should be used. Our recommended thermal silicone grease is the following, and equivalent of these.

Type	Suppliers
G746	Shin-Etsu Chemical Co., Ltd.
YG6260	Momentive Performance Materials Japan LLC
SC102	Dow Corning Toray Co., Ltd.

Soldering

• When soldering the products, please be sure to minimize the working time, within the following limits:

 260 ± 5 °C 10 ± 1 s (Flow, 2 times)

 380 ± 10 °C 3.5 ± 0.5 s (Soldering iron, 1 time)

• Soldering should be at a distance of at least 1.5 mm from the body of the products (DIP8).

Electrostatic Discharge

- When handling the products, the operator must be grounded. Grounded wrist straps worn should have at least $1M\Omega$ of resistance from the operator to ground to prevent shock hazard, and it should be placed near the operator.
- Workbenches where the products are handled should be grounded and be provided with conductive table and floor mats.
- When using measuring equipment such as a curve tracer, the equipment should be grounded.
- When soldering the products, the head of soldering irons or the solder bath must be grounded in order to prevent leak voltages generated by them from being applied to the products.
- The products should always be stored and transported in Sanken shipping containers or conductive containers, or be wrapped in aluminum foil.

IMPORTANT NOTES

- The contents in this document are subject to changes, for improvement and other purposes, without notice. Make sure that this is the latest revision of the document before use.
- Application examples, operation examples and recommended examples described in this document are quoted for the sole purpose of reference for the use of the products herein and Sanken can assume no responsibility for any infringement of industrial property rights, intellectual property rights, life, body, property or any other rights of Sanken or any third party which may result from its use.
- Unless otherwise agreed in writing by Sanken, Sanken makes no warranties of any kind, whether express or implied, as to the products, including product merchantability, and fitness for a particular purpose and special environment, and the information, including its accuracy, usefulness, and reliability, included in this document.
- Although Sanken undertakes to enhance the quality and reliability of its products, the occurrence of failure and defect of semiconductor products at a certain rate is inevitable. Users of Sanken products are requested to take, at their own risk, preventative measures including safety design of the equipment or systems against any possible injury, death, fires or damages to the society due to device failure or malfunction.
- Sanken products listed in this document are designed and intended for the use as components in general purpose electronic equipment or apparatus (home appliances, office equipment, telecommunication equipment, measuring equipment, etc.).
 - When considering the use of Sanken products in the applications where higher reliability is required (transportation equipment and its control systems, traffic signal control systems or equipment, fire/crime alarm systems, various safety devices, etc.), and whenever long life expectancy is required even in general purpose electronic equipment or apparatus, please contact your nearest Sanken sales representative to discuss, prior to the use of the products herein. The use of Sanken products without the written consent of Sanken in the applications where extremely high reliability is required (aerospace equipment, nuclear power control systems, life support systems, etc.) is strictly prohibited.
- When using the products specified herein by either (i) combining other products or materials therewith or (ii) physically, chemically or otherwise processing or treating the products, please duly consider all possible risks that may result from all such uses in advance and proceed therewith at your own responsibility.
- Anti radioactive ray design is not considered for the products listed herein.
- Sanken assumes no responsibility for any troubles, such as dropping products caused during transportation out of Sanken's distribution network.
- The contents in this document must not be transcribed or copied without Sanken's written consent.