

## 4-Mbit (256K x 16) Static RAM

### Features

- **Very high speed: 45 ns**
- **Wide voltage range: 1.65V–2.25V**
- **Pin-compatible with CY62147DV18**
- **Ultra low standby power**
  - **Typical standby current: 1  $\mu$ A**
  - **Maximum standby current: 7  $\mu$ A**
- **Ultra-low active power**
  - **Typical active current: 2 mA @ f = 1 MHz**
- **Ultra low standby power**
- **Easy memory expansion with  $\overline{CE}$ , and  $\overline{OE}$  features**
- **Automatic power-down when deselected**
- **CMOS for optimum speed/power**
- **Available in a 48-ball Pb-free VFBGA package**

### Functional Description<sup>[1]</sup>

The CY62147EV18 is a high-performance CMOS static RAM organized as 256K words by 16 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device


also has an automatic power-down feature that significantly reduces power consumption when addresses are not toggling. The device can also be put into standby mode reducing power consumption by more than 99% when deselected ( $\overline{CE}$  HIGH or both  $\overline{BLE}$  and  $\overline{BHE}$  are HIGH). The input/output pins ( $I/O_0$  through  $I/O_{15}$ ) are placed in a high-impedance state when: deselected ( $\overline{CE}$  HIGH), outputs are disabled ( $\overline{OE}$  HIGH), both Byte High Enable and Byte Low Enable are disabled ( $\overline{BHE}$ ,  $\overline{BLE}$  HIGH), or during a write operation ( $\overline{CE}$  LOW and  $\overline{WE}$  LOW).

Writing to the device is accomplished by taking Chip Enable ( $\overline{CE}$ ) and Write Enable ( $\overline{WE}$ ) inputs LOW. If Byte Low Enable ( $\overline{BLE}$ ) is LOW, then data from I/O pins ( $I/O_0$  through  $I/O_7$ ) is written into the location specified on the address pins ( $A_0$  through  $A_{17}$ ). If Byte High Enable ( $\overline{BHE}$ ) is LOW, then data from I/O pins ( $I/O_8$  through  $I/O_{15}$ ) is written into the location specified on the address pins ( $A_0$  through  $A_{17}$ ).

Reading from the device is accomplished by taking Chip Enable ( $\overline{CE}$ ) and Output Enable ( $\overline{OE}$ ) LOW while forcing the Write Enable ( $\overline{WE}$ ) HIGH. If Byte Low Enable ( $\overline{BLE}$ ) is LOW, then data from the memory location specified by the address pins will appear on  $I/O_0$  to  $I/O_7$ . If Byte High Enable ( $\overline{BHE}$ ) is LOW, then data from memory will appear on  $I/O_8$  to  $I/O_{15}$ . See the truth table at the back of this data sheet for a complete description of read and write modes.


The CY62147EV18 is available in a 48-ball VFBGA package.

### Logic Block Diagram



#### Note:

1. For best practice recommendations, please refer to the Cypress application note "System Design Guidelines" on <http://www.cypress.com>.

**Pin Configuration<sup>[2, 3]</sup>**
**48-ball VFBGA Pinout**  
**Top View**

**Product Portfolio**

Product	V <sub>CC</sub> Range (V)			Speed (ns)	Power Dissipation					
					Operating I <sub>CC</sub> (mA)		Standby I <sub>SB2</sub> (µA)			
	Min.	Typ. <sup>[4]</sup>	Max.		f = 1MHz	f = f <sub>max</sub>	Typ. <sup>[4]</sup>	Max.	Typ. <sup>[4]</sup>	Max.
CY62147EV18-45LL	1.65	1.8	2.25	45	2	2.5	15	20	1	7

**Notes:**

2. NC pins are not connected on the die.
3. Pins H1, G2, and H6 in the VFBGA package are address expansion pins for 8 Mb, 16 Mb and 32 Mb, respectively.
4. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ.)</sub>, T<sub>A</sub> = 25°C.

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$

Ambient Temperature with

Power Applied .....  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$

Supply Voltage to Ground

Potential .....  $-0.2\text{V}$  to  $+2.45\text{V}$  ( $V_{\text{CCMAX}} + 0.2\text{V}$ )

DC Voltage Applied to Outputs

in High-Z State<sup>[5,6]</sup> .....  $-0.2\text{V}$  to  $2.45\text{V}$  ( $V_{\text{CCMAX}} + 0.2\text{V}$ )

## Electrical Characteristics (Over the Operating Range)

Parameter	Description	Test Conditions	45 ns			Unit	
			Min.	Typ. <sup>[4]</sup>	Max.		
$V_{\text{OH}}$	Output HIGH Voltage	$I_{\text{OH}} = -0.1\text{ mA}$	$V_{\text{CC}} = 1.65\text{V}$	1.4		V	
$V_{\text{OL}}$	Output LOW Voltage	$I_{\text{OL}} = 0.1\text{ mA}$	$V_{\text{CC}} = 1.65\text{V}$		0.2	V	
$V_{\text{IH}}$	Input HIGH Voltage	$V_{\text{CC}} = 1.65\text{V}$ to $2.25\text{V}$		1.4		$V_{\text{CC}} + 0.2\text{V}$	
$V_{\text{IL}}$	Input LOW Voltage	$V_{\text{CC}} = 1.65\text{V}$ to $2.25\text{V}$		-0.2	0.4	V	
$I_{\text{IX}}$	Input Leakage Current	$\text{GND} \leq V_{\text{I}} \leq V_{\text{CC}}$		-1	$+1$	$\mu\text{A}$	
$I_{\text{OZ}}$	Output Leakage Current	$\text{GND} \leq V_{\text{O}} \leq V_{\text{CC}}$ , Output Disabled		-1	$+1$	$\mu\text{A}$	
$I_{\text{CC}}$	$V_{\text{CC}}$ Operating Supply Current	$f = f_{\text{MAX}} = 1/t_{\text{RC}}$	$V_{\text{CC(max)}} = 2.25\text{V}$ $I_{\text{OUT}} = 0\text{ mA}$ CMOS levels		15	20	mA
		$f = 1\text{ MHz}$	$V_{\text{CC(max)}} = 2.25\text{V}$		2	2.5	mA
$I_{\text{SB1}}$	Automatic CE Power-down Current — CMOS Inputs	$\text{CE} \geq V_{\text{CC}} - 0.2\text{V}$ , $V_{\text{IN}} \geq V_{\text{CC}} - 0.2\text{V}$ , $V_{\text{IN}} \leq 0.2\text{V}$ $f = f_{\text{MAX}}$ (Address and Data Only), $f = 0$ (OE, WE, BHE and BLE)	$V_{\text{CC(max)}} = 2.25\text{V}$		1	7	$\mu\text{A}$
$I_{\text{SB2}}$	Automatic CE Power-down Current — CMOS Inputs	$\text{CE} \geq V_{\text{CC}} - 0.2\text{V}$ , $V_{\text{IN}} \geq V_{\text{CC}} - 0.2\text{V}$ or $V_{\text{IN}} \leq 0.2\text{V}$ , $f = 0$	$V_{\text{CC(max)}} = 2.25\text{V}$		1	7	$\mu\text{A}$

## Capacitance (for all Packages)<sup>[8]</sup>

Parameter	Description	Test Conditions	Max.	Unit
$C_{\text{IN}}$	Input Capacitance	$T_A = 25^{\circ}\text{C}$ , $f = 1\text{ MHz}$ , $V_{\text{CC}} = V_{\text{CC(typ)}}$	10	pF
$C_{\text{OUT}}$	Output Capacitance		10	pF

**Note:**

5.  $V_{\text{IL(min.)}} = -2.0\text{V}$  for pulse durations less than 20 ns.

6.  $V_{\text{IH(max)}} = V_{\text{CC}} + 0.5\text{V}$  for pulse durations less than 20 ns.


7. Full device AC operation assumes a minimum of 100  $\mu\text{s}$  ramp time from 0 to  $V_{\text{CC(min)}}$  and 200  $\mu\text{s}$  wait time after  $V_{\text{CC}}$  stabilization.

8. Tested initially and after any design or process changes that may affect these parameters.

## Thermal Resistance

Parameter	Description	Test Conditions	VFBGA Package	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient) <sup>[8]</sup>	Still Air, soldered on a 3 x 4.5 inch, two-layer printed circuit board	75	°C/W
$\Theta_{JC}$	Thermal Resistance (Junction to Case) <sup>[8]</sup>		10	°C/W

## AC Test Loads and Waveforms




Parameters	1.80V	Unit
R1	13500	Ω
R2	10800	Ω
$R_{TH}$	6000	Ω
$V_{TH}$	0.80	V

## Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions	Min.	Typ. <sup>[4]</sup>	Max.	Unit
$V_{DR}$	$V_{CC}$ for Data Retention		1.0			V
$I_{CCDR}$	Data Retention Current	$V_{CC} = 1.0V$ $CE \geq V_{CC} - 0.2V$ , $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$		0.5	3	µA
$t_{CDR}$ <sup>[7]</sup>	Chip Deselect to Data Retention Time		0			ns
$t_R$ <sup>[9]</sup>	Operation Recovery Time			$t_{RC}$		ns

## Data Retention Waveform<sup>[10]</sup>



### Notes:

9. Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(\min.)} \geq 100 \mu s$  or stable at  $V_{CC(\min.)} \geq 100 \mu s$ .

10. BHE.BLE is the AND of both BHE and BLE. Chip can be deselected by either disabling the chip enable signals or by disabling both BHE and BLE.

**Switching Characteristics** (Over the Operating Range) <sup>[11]</sup>


Parameter	Description	45 ns		Unit
		Min.	Max.	
<b>Read Cycle</b>				
$t_{RC}$	Read Cycle Time	45		ns
$t_{AA}$	Address to Data Valid		45	ns
$t_{OHA}$	Data Hold from Address Change	10		ns
$t_{ACE}$	$\overline{CE}$ LOW to Data Valid		45	ns
$t_{DOE}$	$\overline{OE}$ LOW to Data Valid		22	ns
$t_{LZOE}$	$\overline{OE}$ LOW to LOW Z <sup>[12]</sup>	5		ns
$t_{HZOE}$	$\overline{OE}$ HIGH to High Z <sup>[12, 13]</sup>		18	ns
$t_{LZCE}$	$\overline{CE}$ LOW to Low Z <sup>[12]</sup>	10		ns
$t_{HZCE}$	$\overline{CE}$ HIGH to High Z <sup>[12, 13]</sup>		18	ns
$t_{PU}$	$\overline{CE}$ LOW to Power-up	0		ns
$t_{PD}$	$\overline{CE}$ HIGH to Power-down		45	ns
$t_{DBE}$	BLE/BHE LOW to Data Valid		45	ns
$t_{LZBE}$	BLE/BHE LOW to Low Z <sup>[12]</sup>	10		ns
$t_{HZBE}$	BLE/BHE HIGH to HIGH Z <sup>[12, 13]</sup>		18	ns
<b>Write Cycle</b> <sup>[14]</sup>				
$t_{WC}$	Write Cycle Time	45		ns
$t_{SCE}$	$\overline{CE}$ LOW to Write End	35		ns
$t_{AW}$	Address Set-up to Write End	35		ns
$t_{HA}$	Address Hold from Write End	0		ns
$t_{SA}$	Address Set-up to Write Start	0		ns
$t_{PWE}$	WE Pulse Width	35		ns
$t_{BW}$	BLE/BHE LOW to Write End	35		ns
$t_{SD}$	Data Set-up to Write End	25		ns
$t_{HD}$	Data Hold from Write End	0		ns
$t_{HZWE}$	$\overline{WE}$ LOW to High-Z <sup>[12, 13]</sup>		18	ns
$t_{LZWE}$	$\overline{WE}$ HIGH to Low-Z <sup>[12]</sup>	10		ns

**Notes:**


11. Test conditions for all parameters other than three-state parameters assume signal transition time of 1V/ns or less, timing reference levels of  $V_{CC(\text{typ})}/2$ , input pulse levels of 0 to  $V_{CC(\text{typ})}$ , and output loading of the specified  $I_{OL}/I_{OH}$  as shown in the "AC Test Loads and Waveforms" section.
12. At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZBE}$  is less than  $t_{LZBE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any given device.
13.  $t_{HZOE}$ ,  $t_{HZCE}$ ,  $t_{HZBE}$ , and  $t_{HZWE}$  transitions are measured when the outputs enter a high impedance state
14. The internal Write time of the memory is defined by the overlap of WE,  $CE = V_{IL}$ , BHE and/or BLE =  $V_{IL}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write.

## Switching Waveforms

### Read Cycle 1 (Address Transition Controlled)<sup>[15, 16]</sup>





### Read Cycle No. 2 ( $\overline{OE}$ Controlled)<sup>[16, 17]</sup>





#### Notes:

15. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}$  =  $V_{IL}$ ,  $\overline{BHE}$  and/or  $\overline{BLE}$  =  $V_{IL}$ .
16. WE is HIGH for read cycle.
17. Address valid prior to or coincident with  $\overline{CE}$  and  $\overline{BHE}$ ,  $\overline{BLE}$  transition LOW.

**Switching Waveforms (continued)**
**Write Cycle No. 1 ( $\overline{\text{WE}}$  Controlled)<sup>[14, 18, 19]</sup>**

**Write Cycle No. 2 ( $\overline{\text{CE}}$  Controlled)<sup>[14, 18, 19]</sup>**

**Notes:**

18. Data I/O is high impedance if  $\overline{\text{OE}} = V_{IH}$ .
19. If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}} = V_{IH}$ , the output remains in a high-impedance state.
20. During this period, the I/Os are in output state and input signals should not be applied.

**Switching Waveforms (continued)**
**Write Cycle No. 3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW)<sup>[19]</sup>**

**Write Cycle No. 4 (BHE/BLE Controlled,  $\overline{\text{OE}}$  LOW)<sup>[19]</sup>**


**Truth Table**

<b>CE</b>	<b>WE</b>	<b>OE</b>	<b>BHE</b>	<b>BLE</b>	<b>Inputs/Outputs</b>	<b>Mode</b>	<b>Power</b>
H	X	X	X	X	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	X	X	H	H	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	H	L	L	L	Data Out (I/O <sub>0</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	H	L	H	L	Data Out (I/O <sub>0</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	H	L	L	H	Data Out (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	H	H	L	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	H	H	H	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	H	H	L	H	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	L	X	L	L	Data In (I/O <sub>0</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	L	X	H	L	Data In (I/O <sub>0</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Write	Active (I <sub>CC</sub> )
L	L	X	L	H	Data In (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Write	Active (I <sub>CC</sub> )


**Ordering Information**

<b>Speed (ns)</b>	<b>Ordering Code</b>	<b>Package Diagram</b>	<b>Package Type</b>	<b>Operating Range</b>
45	CY62147EV18LL-45BVXI	51-85150	48-ball Very Fine Pitch Ball Grid Array Pb-Free	Industrial

Please contact your local Cypress sales representative for availability of other parts

## Package Diagram

### 48-pin VFBGA (6 x 8 x 1 mm) (51-85150)



MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.

**Document History Page**

<b>Document Title:</b> CY62147EV18 MoBL2™ 4-Mbit (256K x 16) Static RAM <b>Document Number:</b> 38-05441				
<b>REV.</b>	<b>ECN NO.</b>	<b>Issue Date</b>	<b>Orig. of Change</b>	<b>Description of Change</b>
**	201580	01/08/04	AJU	New Data Sheet
*A	247009	See ECN	SYT	<p>Changed from Advance Information to Preliminary</p> <p>Moved Product Portfolio to Page 2</p> <p>Changed <math>V_{CCMax}</math> from 2.20 to 2.25 V</p> <p>Changed <math>V_{CC}</math> stabilization time in footnote #8 from 100 <math>\mu</math>s to 200 <math>\mu</math>s</p> <p>Removed Footnote #15 (<math>t_{LZBE}</math>) from Previous Revision</p> <p>Changed <math>I_{CCDR}</math> from 2.0 <math>\mu</math>A to 2.5 <math>\mu</math>A</p> <p>Changed typo in Data Retention Characteristics (<math>t_R</math>) from 100 <math>\mu</math>s to <math>t_{RC}</math> ns</p> <p>Changed <math>t_{OHA}</math> from 6 ns to 10 ns for both 35 ns and 45 ns Speed Bin</p> <p>Changed <math>t_{HZOE}</math>, <math>t_{HZBE}</math>, <math>t_{HZWE}</math> from 12 to 15 ns for 35 ns Speed Bin and 15 to 18 ns for 45 ns Speed Bin</p> <p>Changed <math>t_{SCE}</math> and <math>t_{BW}</math> from 25 to 30 ns for 35 ns Speed Bin and 40 to 35 ns for 45 ns Speed Bin</p> <p>Changed <math>t_{HZCE}</math> from 12 to 18 ns for 35 ns Speed Bin and 15 to 22 ns for 45 ns Speed Bin</p> <p>Changed <math>t_{SD}</math> from 15 to 18 ns for 35 ns Speed Bin and 20 to 22 ns for 45 ns Speed Bin</p> <p>Changed <math>t_{DOE}</math> from 15 to 18 ns for 35 ns Speed Bin</p> <p>Changed Ordering Information to include Pb-Free Packages</p>
*B	414820	See ECN	ZSD	<p>Changed from Preliminary to Final</p> <p>Changed the address of Cypress Semiconductor Corporation on Page #1 from "3901 North First Street" to "198 Champion Court"</p> <p>Removed 35ns Speed Bin</p> <p>Removed "L" version of CY62147EV18</p> <p>Changed ball E3 from DNU to NC</p> <p>Changed <math>I_{CC}</math> (Typ) value from 1.5 mA to 2 mA at <math>f=1</math> MHz</p> <p>Changed <math>I_{CC}</math> (Max) value from 2 mA to 2.5 mA at <math>f=1</math> MHz</p> <p>Changed <math>I_{CC}</math> (Typ) value from 12 mA to 15 mA at <math>f=f_{max}</math></p> <p>Changed <math>I_{SB1}</math> and <math>I_{SB2}</math> Typ. values from 0.7 <math>\mu</math>A to 1 <math>\mu</math>A and Max. values from 2.5 <math>\mu</math>A to 7 <math>\mu</math>A.</p> <p>Extended undershoot limit to -2V in footnote #5</p> <p>Changed <math>I_{CCDR}</math> Max. from 2.5 <math>\mu</math>A to 3 <math>\mu</math>A.</p> <p>Added <math>I_{CCDR}</math> typical value.</p> <p>Changed <math>t_{LZOE}</math> from 3 ns to 5 ns</p> <p>Changed <math>t_{LZCE}</math>, <math>t_{LZBE}</math> and <math>t_{LZWE}</math> from 6 ns to 10 ns</p> <p>Changed <math>t_{HZCE}</math> from 22 ns to 18 ns</p> <p>Changed <math>t_{PWE}</math> from 30 ns to 35 ns.</p> <p>Changed <math>t_{SD}</math> from 22 ns to 25 ns.</p> <p>Updated the package diagram 48-pin VFBGA from *B to *D</p> <p>Updated the ordering information table and replaced Package Name column with Package Diagram</p>