



Clock Oscillator

CPLL-018 Model 5x7 mm SMD, 3.3V, HCMOS



Frequency Range: 1.544 MHz to 200 MHz
Frequency Stability: $\pm 25\text{ppm}$, $\pm 50\text{ppm}$, $\pm 100\text{ppm}$
Temperature Range:
 Operating: 0°C to 70°C
 (Option M) -20°C to 70°C
 (Option X) -40°C to 85°C
 -45°C to 90°C
Storage: -45°C to 90°C
Input Voltage: 3.3V $\pm$ 0.3V
Input Current: 45mA Max
Output: HCMOS
 Symmetry: 40/60% Max @ 50% Vdd
 Rise/Fall Time: 10ns Max @ 20% to 80% Vdd
 Logic: "0" = 80% Vdd Max
 "1" = 90% Vdd Min
 Load: 15pF
 Jitter: 150pS pk-pk Max
Aging: <3ppm 1st/yr, <1ppm every year thereafter




Designed to meet today's requirements for economical 3.3V applications. Available on 16mm tape and reel in quantities of 1K.

Dimensions inches (mm)

All dimensions are Max unless otherwise specified.




SUGGESTED PAD LAYOUT



0.01uF Bypass Capacitor Recommended

RECOMMENDED REFLOW SOLDERING PROFILE



NOTE: Reflow Profile with 240°C peak also acceptable.

Crystek Part Number Guide

CPLL-018 X - 25 - 200.000

#1 #2 #3 #4 #5


#1 Crystek Clock PLL Osc.
 #2 Model
 #3 Temp. Range: Blank= 0/70°C, M= -20/70°C, X= -40/85°C
 #4 Stability: (see Table 1)
 #5 Frequency in MHz: 3 or 6 decimal places

Stability Indicator

Blank (std)	$\pm 100\text{ppm}$
50	$\pm 50\text{ppm}$
25	$\pm 25\text{ppm}$

Table 1

Example:
 CPLL-018X-25-200.000 = 3.3V Tristate, -40/85°C, 25ppm, 200.000 MHz
 CPLL-018-50-19.660800 = 3.3V Tristate, 0/70, 50ppm, 19.660800 MHz



Tri-State Function

Function pin 1	Output pin
Open	Active
"1" level 2.4V Min	Active
"0" level 0.4V Max	High Z

Specifications subject to change without notice.

TD-040405 Rev.G

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Crystek:

[CPLL-018X-50-126.3500MHZ](#) [CPLL-018X-50-3.87072MHZ](#) [CPLL018X50-142.5000MHZ](#) [CPLL-018X-50-3.5028MHZ](#)
[CPLL-018X-50-139.6500MHZ](#) [CPLL-018X-50-47.5000MHZ](#) [CPLL018X-157.5000MHZ](#) [CPLL-018X-50-52.500MHZ](#)
[CPLL-018-50-99.228](#) [CPLL-018X-81.90](#)