### MIC2589/MIC2595



### Single-Channel, Negative High-Voltage Hot Swap Power Controller/Sequencer

### **General Description**

The MIC2589 and MIC2595 are single-channel, negative voltage hot swap controllers designed to address the need for safe insertion and removal of circuit boards into "live" system backplanes, while using few external components. The MIC2589/MIC2589R and the MIC2595/MIC2595R are each available in 14-pin SOIC packaging and work in conjunction with an external N-Channel MOSFET for which the gate drive is controlled to provide inrush current limiting and output voltage slew-rate control. Overcurrent fault protection is also provided via a programmable overcurrent threshold and filter. Very fast fault response is provided to ensure that system power supplies maintain regulation even during output short circuits. These controllers offer two responses to a circuit breaker fault condition: the MIC2589 and MIC2595 latch the circuit breaker's output off when the overcurrent threshold interval is exceeded and the overcurrent filter times out while the MIC2589R and MIC2595R automatically attempt to restart at a fixed duty cycle after a current limit fault. A primary Power-Good signal and two secondary (delayed and staggered) Power-Good signals are provided to indicate that the output voltage is within its valid operating range. These signals can be used to perform an all-at-once or a sequenced enabling of one or more DC-DC power modules.

All support documentation can be found on Micrel's web site at www.micrel.com.

### **Features**

- Provides safe insertion and removal from live –48V (nominal) backplanes
- Operates from -19V to -80V
- Fast responding circuit breaker (<1µs) to short circuit</li> conditions
- User-programmable overcurrent detector response
- Electronic circuit breaker function:
  - Output latch OFF (MIC2589/MIC2595) Output auto-retry (MIC2589R/MIC2595R)
- Active current regulation to control inrush currents
- Programmable undervoltage and overvoltage lockouts (MIC2589/MIC2589R)
- Programmable UVLO hysteresis (MIC2595/MIC2595R)
- Staggered 'Power-Good' output signals provide load sequencing

Active-HIGH (-1) Active-LOW (-2)

### **Applications**

- Central office switching
- –48V power distribution
- Distributed power systems
- AdvancedTCA


# **Ordering Information**

Part Number		PWRGD		Circuit Breaker	
Standard	Pb-Free	Polarity	Lockout Functions	Function	Package
MIC2589-1BM	MIC2589-1YM	Active-High	Programmable UVLO & OVLO	Latched Off	14-Pin SOIC
MIC2589-2BM	MIC2589-2YM	Active-Low	Programmable UVLO & OVLO	Latched Off	14-Pin SOIC
MIC2589R-1BM	MIC2589R-1YM	Active-High	Programmable UVLO & OVLO	Auto Retry	14-Pin SOIC
MIC2589R-2BM	MIC2589R-2YM	Active-Low	Programmable UVLO & OVLO	Auto Retry	14-Pin SOIC
MIC2595-1BM	MIC2595-1YM	Active-High	Programmable UVLO Hysteresis	Latched Off	14-Pin SOIC
MIC2595-2BM	MIC2595-2YM	Active-Low	Programmable UVLO Hysteresis	Latched Off	14-Pin SOIC
MIC2595R-1BM	MIC2595R-1YM	Active-High	Programmable UVLO Hysteresis	Auto Retry	14-Pin SOIC
MIC2595R-2BM	MIC2595R-2YM	Active-Low	Programmable UVLO Hysteresis	Auto Retry	14-Pin SOIC

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com

December 2005


# **Typical Applications**



#An external pull-up resistor for the power-good signal is necessary for DC-DC convertors (and all other load modules) not equipped with an internal pull-up impedance

## **Pin Configuration**

MIC2595R-1YM



MIC2595R-2YM

# **Pin Description**

Pin Number	Pin Name	Pin Function
1	PWRGD1 (MIC25XX-1) Active High /PWRGD1 (MIC25XX-2) Active Low	Power-Good Output 1: Asserted when the voltage on the DRAIN pin ( $V_{DRAIN}$ ) is within $V_{PGTH}$ of VEE, indicating that the output voltage is within proper specifications. For the MIC2589-1 and MIC2595-1, PWRGD1 will be high impedance when $V_{DRAIN}$ is less than $V_{PGTH}$ , and will pull-down to $V_{DRAIN}$ when $V_{DRAIN}$ is greater than $V_{PGTH}$ . For the MIC2589-2 and MIC2595-2, /PWRGD1 will pull-down to $V_{DRAIN}$ when $V_{DRAIN}$ is less than $V_{PGTH}$ , and will be high-impedance when $V_{DRAIN}$ is greater than $V_{PGTH}$ .
2	PGTIMER	A capacitor connected from this pin to VEE sets the time interval between assertions of PWRGD2 (or /PWRGD2) and PWRGD3 (or /PWRGD3) relative to PWRGD1 (or /PWRGD1). See the "Functional Description" for further detail.
3	UV (MIC2589 and MIC2589R)	Undervoltage Threshold Input: When the voltage at the UV pin is less than the $V_{\text{UVL}}$ threshold, the GATE pin is immediately pulled low by an internal 100µA current pulldown. The UV pin is also used to cycle the device off and on to reset the circuit breaker. Taken together, the OV and UV pins form a window comparator that defines the limits of $V_{\text{EE}}$ to deliver power to the load.
3	OFF (MIC2595 and MIC2595R)	Turn-Off Threshold: When the voltage at the OFF pin is less than the $V_{OFFL}$ threshold, the GATE pin is immediately pulled low by an internal 100 $\mu$ A current pull-down. The OFF pin is also used to cycle the device off and on to reset the circuit breaker. Taken together, the ON and OFF pins provide programmable hysteresis for the MIC2595 to be enabled.
4	OV (MIC2589 and MIC2589R)	Overvoltage Threshold Input: When the voltage at the OV pin is greater than the $V_{\text{OVH}}$ threshold, the GATE pin is immediately pulled low by an internal 100 $\mu$ A current pull-down.
4	ON (MIC2595 and MIC2595R)	Turn-On Threshold: At initial system power-up or after the part has been shut off by the OFF pin, the voltage on the ON pin must be above the V <sub>ONH</sub> threshold in order for the MIC2595 to be enabled.
5	CFILTER	Current Limit Response Timer: A capacitor connected between this pin and VEE provides filtering against nuisance tripping of the circuit breaker by setting a time delay, $t_{\text{FLT}}$ , for which an overcurrent event must last prior to signaling a fault condition and latching the output off. The minimum time for $t_{\text{FLT}}$ will be the time it takes for the output (capacitance) to charge to VEE during start-up. This pin is held to VEE with a $3\mu\text{A}$ current pull-down when no current limit condition exists. See the "Functional Description" for further details.
6	CNLD	No-Load Detect Timer: The absence of a load for the MIC2589/MIC2589R is defined for any current load that is less than 20% of the full-scale current limit (i.e., $0.20 \times I_{LIM}$ ). A capacitor between CNLD and VEE sets the filter delay, $t_{NLD}$ , for a load current that is 80% (or greater) below the full-scale current limit before the circuit breaker is tripped.
7	VEE	Negative Supply Voltage Input: Connect the negative, or low side, terminal of the input power supply.
8	NC	No Internal Connection
9	SENSE	Circuit Breaker Sense Input: A resistor between this pin and VEE sets the current limit trip point for the circuit. When the current limit threshold of IR = 50mV is exceeded for $t_{FLT}$ , the circuit breaker is tripped and the GATE pin is immediately pulled low by $l_{GATEOFF}$ . Toggling UV or OV will reset the circuit breaker. In order to disable the circuit breaker (i.e., eliminate overcurrent $V_{SENSE}$ - $V_{EE}$ protection), connect (short) the SENSE pin to VEE and also connect the CNLD pin to VEE to disable the no-load detection feature.
10	GATE	Gate Drive Output: Connects to the Gate of an N-Channel MOSFET.
11	DRAIN	Drain Sense Input: Connects to the Drain of an N-Channel MOSFET.

# Pin Desription (cont.)

Pin Number	Pin Name	Pin Function
12	PWRGD2 (MIC25XX-1)	Power-Good Output 2: Asserted when the following is true: (PWRGD1 = Asserted) AND (Time after Assertion of PWRGD1 = Time PWRGD2, as programmed by the capacitor on PGTIMER). Once PWRGD1 is asserted, the PGTIMER pin begins to charge and PWRGD2 will assert when PGTIMER crosses the PWRGD2 threshold (V <sub>THRESH(PG2)</sub> = 0.63V, typical). Also see PWRGD1 and PGTIMER pin descriptions
12	/PWRGD2 (MIC25XX-2)	/Power-Good Output 2: Asserted when the following is true: (/PWRGD1 = Asserted) AND (Time after Assertion of /PWRGD1 = Time /PWRGD2, as programmed by the capacitor on PGTIMER). Once /PWRGD1 is asserted, the PGTIMER pin begins to charge and /PWRGD2 will assert when PGTIMER crosses the /PWRGD2 threshold ( $V_{\text{THRESH(PG2)}} = 0.63V$ , typical). Also see /PWRGD1 and PGTIMER pin descriptions.
13	PWRGD3 (MIC25XX-1)	Power-Good Output 3: Asserted when the following is true: (PWRGD1 = Asserted) AND (Time after Assertion of PWRGD1 = Time PWRGD3, as programmed by the capacitor on PGTIMER). Once PWRGD1 is asserted, the PGTIMER pin begins to charge and PWRGD3 will assert when PGTIMER crosses the PWRGD3 threshold (V <sub>THRESH(PG3)</sub> = 1.15V, typical). Also see PWRGD1 and PGTIMER pin descriptions.
13	/PWRGD3 (MIC25XX-2)	/Power-Good Output 3: Open Collector. Asserted when the following is true: (/PWRGD1 = Asserted) AND (Time after Assertion of /PWRGD1 = Time /PWRGD3, as programmed by the capacitor on PGTIMER). Once /PWRGD1 is asserted, the PGTIMER pin begins to charge and /PWRGD3 will assert when PGTIMER crosses the /PWRGD3 threshold (V <sub>THRESH(PG3)</sub> = 1.15V, typical). Also see /PWRGD1 and PGTIMER pin descriptions.
14	VDD	Positive Supply Input: Connect to the positive, or high side, terminal of the input power supply.

# **Absolute Maximum Ratings**(1)

### 

## Operating Ratings<sup>(2)</sup>

Supply Voltage (V <sub>DD</sub> -V <sub>EE</sub> )	+19V to +80V
Ambient Temperature Range (T <sub>A</sub> )	40°C to 85°C
Junction Temperature (T <sub>J</sub> )	125°C
Package Thermal Resistance	
SOIC (θ,IA)	120°C/W

# DC Electrical Characteristics<sup>(4)</sup>

 $V_{DD}$  = 48V,  $V_{EE}$  = 0V,  $T_A$  = 25°C, unless otherwise noted. **Bold** indicates specifications apply over the full operating temperature range of –40°C to 85°C.

Symbol	Parameter	Condition	Min	Тур	Max	Units
$V_{DD} - V_{EE}$	Supply Voltage		19		80	V
$I_{DD}$	Supply Current			4	6	mA
$V_{TRIP}$	Circuit Breaker Trip Voltage	GATE Drive Voltage, (V <sub>GATE</sub> – V <sub>EE</sub> )	40	50	60	mV
I <sub>NLDTH</sub>	No-Load Detect Threshold					0.4
	(% of full-scale current limit)	I <sub>OUT</sub> decreasing I <sub>OUT</sub> increasing		20 22		% %
I <sub>NLDHYS</sub>	No-Load Detect Threshold Hysteresis			2		%
V <sub>CNLD</sub>	No-Load Detect Timer High Threshold Voltage		1.17	1.24	1.33	V
I <sub>CNLD</sub>	No-Load Detect Timer Capacitor Charge Current <sup>(5)</sup>		10	25	40	μΑ
V <sub>GATE</sub>	GATE Drive Voltage, (V <sub>GATE</sub> – V <sub>EE</sub> )	$15V \le (V_{DD} - V_{EE}) \le 80V$	9	10	11	V
I <sub>GATEON</sub>	GATE Pin Pull-Up Current	$V_{GATE} = V_{EE} \text{ to } 8V$ 19V $\leq (V_{DD} - V_{EE}) \leq 80V$	30	45	60	μΑ
I <sub>SENSE</sub>	SENSE Pin Current	V <sub>SENSE</sub> = 50mV		0.2		μΑ
I <sub>GATEOFF</sub>	GATE Pin Sink Current	$(V_{SENSE} - V_{EE}) = 100$ mV $V_{GATE} = 2$ V	100	240		mA
I <sub>CFILTER</sub>	CFILTER Pin Charge Current	(V <sub>SENSE</sub> - V <sub>EE</sub> ) > V <sub>TRIP</sub> V <sub>CFILTER</sub> = 0.75V V <sub>GATE</sub> = 3V	65	95	135	μА
	CFILTER Discharge Current	(V <sub>SENSE</sub> - V <sub>EE</sub> ) < V <sub>TRIP</sub> V <sub>CFILTER</sub> = 0.75V V <sub>GATE</sub> = 3V	2	4	6	μА
V <sub>CFILTER(TRIP)</sub>	High Threshold Voltage Overcurrent Detect Timer	(V <sub>SENSE</sub> – V <sub>EE</sub> ) > V <sub>TRIP</sub>	1.17	1.25	1.33	V
V <sub>CFILTER(RETRY)</sub>	Voltage on CFILTER (decreasing) to Trigger Auto- Retry		0.17	0.22	0.25	V
	(MIC2589R and MIC2595R)					
I <sub>PGTIMER</sub>	PGTIMER Charge Current	Voltage on PGTIMER = 0.75 V	30	45	80	μΑ

#### Notes:

- 1. Exceeding the absolute maximum rating may damage the device.
- 2. The device is not guaranteed to function outside its operating rating.
- 3. Devices are ESD sensitive. Handling precautions recommended. Human body model, 1.5k in series with 100pF.
- 4. Specification for packaged product only.
- 5. Not 100% tested. Parameters are guaranteed by design.

# DC Electrical Characteristics<sup>(6)</sup>

 $V_{DD}$  = 48V,  $V_{EE}$  = 0V,  $T_A$  = 25°C, unless otherwise noted. **Bold** indicates specifications apply over the full operating temperature range of -40°C to 85°C.

Symbol	Parameter	Condition		Min	Тур	Max	Units
V <sub>THRESH(PG2)</sub>	PGTIMER Threshold Voltage for PWRGD2 and /PWRGD2			0.5	0.63	0.8	V
V <sub>THRESH(PG3)</sub>	PGTIMER Threshold Voltage for PWRGD3 and /PWRGD3			1.00	1.15	1.30	V
R <sub>PGTIMER</sub>	PGTIMER Discharge Resistance	Voltage on PGTII	MER = 0.5 V	250	500	750	Ω
V <sub>OVH</sub>	OV Pin High Threshold Voltage (MIC2589 and MIC2589R)	Low-to-High trans	sition	1.198	1.223	1.247	٧
V <sub>OVL</sub>	OV Pin Low threshold Voltage (MIC2589 and MIC2589R)	High-to-Low trans	sition	1.165	1.203	1.232	V
Vovhys	OV Pin Hysteresis (MIC2589 and MIC2589R)				20		mV
$V_{UVL}$	UV Pin Low threshold Voltage (MIC2589 and MIC2589R)	High-to-Low trans	sition	1.198	1.223	1.247	V
$V_{UVH}$	UV Pin High Threshold Voltage (MIC2589 and MIC2589R)	Low-to-High transition		1.213	1.243	1.272	V
V <sub>UVHYS</sub>	UV Pin Hysteresis (MIC2589 and MIC2589R)				20		mV
V <sub>ONH</sub>	ON Pin High Threshold Voltage (MIC2595 and MIC2595R)	Low-to-High transition		1.198	1.223	1.247	V
V <sub>OFFL</sub>	OFF Pin Low Threshold Voltage (MIC2595 and MIC2595R)	High-to-Low transition		1.198	1.223	1.247	V
I <sub>CNTRL</sub>	Input Current (OV, UV, ON, OFF Pins)	V <sub>INPUT</sub> = 1.25V				0.5	μA
$V_{PGTH}$	Power-Good Threshold (V <sub>DRAIN</sub> – V <sub>EE</sub> )	High-to-Low Transition		1.1	1.26	1.40	V
$V_{OLPG}$	PWRGD Output Voltage (relative to voltage at the DRAIN	0 ≤ I <sub>PG</sub> ≤ 1mA	MIC25XX-1 (V <sub>DRAIN</sub> – V <sub>EE</sub> ) > V <sub>PGTH</sub>	-0.25		0.8	V
	pin) V <sub>OLPG</sub> – V <sub>DRAIN</sub>		MIC25XX-2 (V <sub>DRAIN</sub> – V <sub>EE</sub> ) < V <sub>PGTH</sub>	-0.25		0.8	V
I <sub>LKG(PG)</sub>	PWRGD Output Leakage Current	$V_{PWRGD} = V_{DD} = 80 \text{ V}$				1	μA

#### Note:

6. Specification for packaged product only.

# **AC Electrical Characteristics**(7)

Symbol	Parameter	Condition	Min	Тур	Max	Units
tocsense	Overcurrent Sense to GATE Low Trip Time <sup>(8)</sup> Figure 2	V <sub>SENSE</sub> – V <sub>EE</sub> = 100mV			3.5	μs
t <sub>OVPHL</sub>	OV High to GATE Low <sup>(8)</sup> (MIC2589 and MIC2589R) Figure 3	OV = 1.5V		1		μs
t <sub>OVPLH</sub>	OV Low to GATE High <sup>(8)</sup> , (MIC2589 and MIC2589R) Figure 3	OV = 1.0V		1		μs
tuvphl	UV Low to GATE Low <sup>(8)</sup> , (MIC2589 and MIC2589R) Figure 4	UV = 1.0V		1		μs
tuvplh	UV High to GATE High <sup>(8)</sup> (MIC2589 and MIC2589R) Figure 4	UV = 1.5V		1		μs
t <sub>OFFPHL</sub>	OFF Low to GATE Low <sup>(8)</sup> , Figure 5 (MIC2595 and MIC2595R)	OFF = 1.0V		1		μs
t <sub>ONPLH</sub>	ON High to GATE High <sup>(8)</sup> (MIC2595 and MIC2595R) Figure 5	ON = 1.5V		1		μs
t <sub>PGLH1</sub>	DRAIN Low to PWRGD1 Output High <sup>(8)</sup> (MIC25XX-1XX)	$C_{LOAD}$ on PWRGDx = 50pF $R_{PULLUP}$ = 100k $\Omega$		3		μs
t <sub>PGHL1</sub>	DRAIN High to all PWRGDx Outputs Low <sup>(8)</sup> (MIC25XX-1XX)	$C_{LOAD}$ on PWRGDx = 50pF $R_{PULLUP}$ = 100k $\Omega$		5		μs
t <sub>PGHL2</sub>	DRAIN Low to /PWRGD1 Output Low <sup>(8)</sup>	$C_{LOAD}$ on /PWRGDx = 50pF $R_{PULLUP}$ = 100k $\Omega$		5		μs
t <sub>PGLH2</sub>	(MIC25XX-2)  DRAIN High to all /PWRGDx Outputs High <sup>(8)</sup> (MIC25XX-2)	$C_{LOAD}$ on /PWRGDx = 50pF $R_{PULLUP}$ = 100k $\Omega$		3		μs

### Note:

<sup>7.</sup> Specification for packaged product only.

<sup>8.</sup> Not 100% production tested. Parameters are guaranteed by design.

## **Timing Diagrams**




Figure 1. Overcurrent and Undercurrent (No Load) Response




Figure 2. SENSE to GATE Timing Response




Figure 3. MIC2589/MIC2595 Overvoltage Response




Figure 4. MIC2589/MIC2589R Undervoltage Response




Figure 5a. MIC2595/MIC2595R OFF to GATE Drive Response




Figure 5b. MIC2595/MIC2595R ON to GATE Drive Response








Figure 6. DRAIN to Power-Good Response


## **Typical Characteristics**


































## **Typical Characteristics (cont.)**








20 40 60


TEMPERATURE (°C)


80





























### **Test Circuit**





**Test Circuit** 


## **Functional Characteristics**















# **Functional Diagram**



**Block Diagram** 

### **Functional Description**

### **Hot Swap Insertion**

When circuit boards are inserted into systems carrying live supply voltages ("hot swapped"), high inrush currents often result due to the charging of bulk capacitance that resides across the circuit board's supply pins. These current spikes can cause the system's supply voltages to temporarily go out of regulation causing data loss or system lock-up. In more extreme cases, the transients occurring during a hot swap event may cause permanent damage to connectors or onboard components.

The MIC2589 and the MIC2595 are designed to address these issues by limiting the maximum current that is allowed to flow during hot swap events. This is achieved by implementing a constant-current loop at turn-on. In addition to inrush current control, the MIC2589 and the MIC2595 incorporate input voltage supervisory functions and user programmable overcurrent protection, thereby providing robust protection for both the system and the circuit board.

### **GATE Start-Up and Control**

When the input voltage to the controller is between the overvoltage and undervoltage threshold settings (MIC2589) or is greater than the ON threshold setting (MIC2595), a start cycle is initiated to deliver power to the load. During the start-up cycle, the GATE pin of the controller applies a constant charging current (45μA, nominal) to the gate of the external MOSFET, charging the MOSFET gate from 0V to 10V, referenced to V<sub>FF</sub>. An external capacitor (C2) can be used to adjust and control the slew rate of the GATE output, while resistor R4 can be used to minimize the potential for parasitic high-frequency oscillations occurring on the gate of the external MOSFET (M1). See Typical Application circuit. The following equation is used to approximate the expected inrush current given the values of the capacitance at the gate and the load (i.e., the gate of the external MOSFET and the drain of the external MOSFET, respectively).

$$INRUSH = \frac{C_{LOAD}}{C_{GATE}} \times I_{GATE(ON)}$$

Active current limiting for the MIC2589/MIC2595 is implemented by controlling the voltage on the GATE pin via an internal feedback circuit. MIC2589/MIC2595 is defined to be in current limit when the GATE output voltage level is between 2.5V and 5.5V. Once in current limit, the GATE output voltage is regulated to limit the load current to the programmed value  $(I_{LIMIT})$ . Additionally,

overcurrent delay and the no-load detection timers must be set accordingly to allow the output load to fully charge during the start-up cycle. See the "Circuit Breaker Function" and "No-Load Detection" sections for further details.

Resistor R4, in series with the power MOSFET's gate. may be required in some layouts to minimize the potential for parasitic oscillations occurring in M1. Note that resistance in this device of the circuit has a slight destabilizing effect upon MIC2589/MIC2595's current regulation loop. possible, use high-frequency PCB layout techniques and use a dummy resistor (R4 =  $0\Omega$ ) for the initial evaluation. If during prototyping an R4 is required, common values for R4 range between  $4.7\Omega$  to  $20\Omega$  for various power MOSFETs.

#### **Circuit Breaker Function**

The MIC2589 and MIC2595 device family employs an electronic circuit breaker that protects the external power MOSFET and other system components against large-scale faults, such as short circuits. The current-limit threshold is set via an external resistor, R<sub>SENSE</sub>, connected between the VEE and SENSE pins.

$$I_{LIMIT} = \frac{V_{TRIP}}{R_{SENSE}}$$

An overcurrent filter period is set via a capacitor from the CFILTER pin to ground (C<sub>FILTER</sub>) that determines the length of the time period (t<sub>FLT</sub>) for which the device remains in current limit before the circuit breaker is tripped. This programmable delay prevents tripping of the circuit breaker due to the large inrush current charging bulk and distributed capacitive loads.

Whenever the voltage across R<sub>SENSE</sub> exceeds 50mV, two things happen:

- A constant-current regulation loop is engaged which is designed to hold the voltage across R<sub>SENSE</sub> equal to 50mV. This protects both the load and the MIC2589/MIC2595 circuits from excessively high currents. This currentregulation loop will engage in less than 1µs from the time at which the overcurrent trip threshold on R<sub>SENSE</sub> is exceeded.
- 2. Capacitor C<sub>FILTER</sub> is charged up to an internal threshold of 1.25V V<sub>CFILTER(TRIP)</sub>  $I_{CFILTER(CHARGE)}$  an internal 95 $\mu A$  current source. If the voltage across CFILTER crosses this threshold, the circuit breaker trips and the GATE pin is immediately pulled low by an internal current pull-down. This operation turns off the MOSFET quickly and disconnects the input from the load. The time period that allows for the output to regulate in

current limit is defined as the overcurrent fault timer,  $t_{\text{FLT}}$ , and is determined by the following equation.

$$t_{FLT} = \frac{C_{FILTER} \times V_{CFILTER(trip)}}{I_{CFILTER(CHARGE)}}$$

The value of  $C_{\text{FILTER}}$  should be selected to allow the circuit's minimum regulated value of  $I_{\text{OUT}}$  to equal  $I_{\text{LIMIT}}$  for somewhat longer than the time it takes to charge the total load capacitance.

During startup, the CFILTER pin will begin to charge once the GATE crosses 2.5V. In order to avoid falsetripping of the circuit breaker by allowing the overcurrent filter to time out, the overcurrent delay must be set to exceed the time it takes to ramp the GATE output above 5.5V (i.e., charge the output load capacitance).

An initial value for CFILTER is found by calculating the time it will take for the MIC2589/MIC2595 to completely charge up the output capacitive load. Assuming the load is enabled by the PWRGDX (or /PWRGDX) signal(s) of the controller, the turn-on delay time is derived from  $I = C \times (dv/dt)$ :

$$t_{TURN-ON} = \frac{C_{LOAD} \times (V_{DD} - V_{EE})}{I_{LIMIT}}$$

parametric values specific the MIC2589/MIC2595, an expression relating C<sub>FILTER</sub> to the circuit's turn-on delay time is:

$$C_{\text{FILTER}} = \frac{\left(t_{\text{TURN-ON}} \times I_{\text{CFILTER}}\right)}{V_{\text{CFILTER}}}$$

Substituting the variables above with the specification limits of the MIC2589/MIC2595, an expression for the worst-case value for C<sub>FILTER</sub> is given by:

$$\begin{split} &C_{\text{FILTER(max)}} = t_{\text{TURN-ON}} \times \left(\frac{135 \mu \text{A}}{1.17 \text{V}}\right) \\ &C_{\text{FILTER(max)}} = t_{\text{TURN-ON}} \times \left(115 \times 10^{-6} \, \frac{\mu \text{F}}{\text{sec}}\right) \end{split}$$

For example, in a system with a  $C_{LOAD}$  = 1500 $\mu$ F, a maximum  $(V_{DD} - V_{EE}) = 72V$ , and a maximum load current on a nominal -48V buss of 2.5A, the nominal circuit design equations steps are:

- 1. Choose  $I_{LIMIT} = I_{HOT SWAP}(nom) = 3A (2.5A + 20\%);$
- Select an R<sub>SENSE</sub> =  $\frac{38.8\text{mV}}{3\text{A}}$  = 12.9 $m\Omega$  (closest 1% standard value is  $13.0 \text{m}\Omega$ );
- Using  $I_{CHARGE} = I_{LIMIT} = 3A$ , the application circuit turn-on time is calculated:

$$t_{TURN-ON} = \frac{(1500 \mu F \times 72 V)}{3A} = 36 ms \text{ (use 40 ms)}$$

Allowing for capacitor tolerances and a nominal 40ms turn-on time, an initial worst-case value for CFILTER is:

 $C_{FILTER(WORST-CASE)} = 40 \text{ms} \times (115 \times 10^{-6} \mu\text{F/sec}) = 4.6 \mu\text{F}$ 

The closest standard ±10% tolerance capacitor value is 4.7µF and would be a good initial starting value for prototyping.

Whenever the hot swap controller is not in current limit, CFILTER is discharged to VEE by an internal 4µA current source.

For the MIC2589R/MIC2595R devices, the circuit breaker automatically resets after approximately 25  $t_{FLT}$  time constants (23.75 ×  $t_{FLT\_AUTO}$ ). If the fault condition still exists, capacitor CFILTER will again charge up to V<sub>CFILTER(TRIP)</sub>, tripping the circuit breaker. Capacitor C<sub>FILTER</sub> will then be discharged by an internal 4µA current source until the voltage across  $C_{\text{FILTER}}$  goes below  $V_{\text{CFILTER}(\text{RETRY})},$  at which time another start cycle is initiated. This will continue until the fault condition is removed or input power is removed/cycled. The duty cycle of the auto-restart function is therefore fixed at 4.25% and the period of the auto-restart cycle is given by:

$$\begin{aligned} t_{RETRY} &= t_{FLT} + t_{FLT\_AUTO} \\ t_{RETRY} &= t_{FLT} + \frac{\left[C_{FILTER} \times \left(V_{CFILTER(TRIP)} - V_{CFILTER(retry)}\right)\right]}{I_{CFILTER(pull-down)}} \end{aligned}$$

The auto-restart period for the example above where the worst-case C<sub>FILTER</sub> was determined to be 4.7µF is:

 $t_{AUTO-RESTART} = 1.27s$ 

#### **No-Load Detection**

For applications in which a minimum load current will always be present, the no-load detect capability of the MIC2589 product family offers system designers the ability to perform a shutdown operation on such fault conditions, such as an unscheduled or unexpected removal of PC boards from the system or on-board fuse failure. As long as the minimum current drawn by the load is at least 20% of the current limit (defined by

$$\frac{V_{TRIP}}{R_{SENSE}}$$
 ), the output of the hot swap controller will

remain enabled. If the output current falls below 20% of the actual current limit, the controller's no-load detection loop is enabled. In this loop, an internal current source, I<sub>CNLD</sub>, will charge an external capacitor C<sub>NLD</sub>. An expression for the controller's no-load timeout delay is given by:

$$t_{NLD} = V_{CNLD} \times \left( \frac{C_{NLD}}{I_{CNLD}} \right)$$

where  $V_{CNLD}$  = 1.24V (typ);  $I_{CNLD}$  = 25 $\mu$ A (typ); and C<sub>NLD</sub> is an external capacitor connected from Pin 6 to VEE. Once the voltage on CNLD reaches its no-load threshold voltage, V<sub>CNLD</sub>, the loop times out and the controller will shut down until it is reset manually (MIC2589/MIC2595) or until it performs an auto-retry operation (MIC2589R/MIC2595R). During start-up, the no-load detection circuit begins to monitor the load current and the CNLD pin starts ramping along with the GATE output. In order to keep the output from shutting down, t<sub>NLD</sub> must be long enough to ensure that the output MOSFET switches on to deliver the required minimum load-detect current to the output load before the no-load timer times out.

### The Power-Good Output Signals

MIC2589/MIC2595-1 For the MIC2589R/MIC2595R-1, power-good output signal PWRGD1 will be high impedance when V<sub>DRAIN</sub> drops below V<sub>PGTH</sub>, and will pull-down to the potential at the DRAIN when  $V_{DRAIN}$  is above  $V_{PGTH}$ . For the MIC2589/95-2 and the MIC2589R/95R-2, power-good output signal /PWRGD1 will pull down to the potential of the DRAIN pin when V<sub>DRAIN</sub> drops below V<sub>PGTH</sub> and will be high impedance when VDRAIN is above VPGTH. Hence, the -1 parts have an active-high PWRGDX signal and the -2 parts have an active-low /PWRGDX output. PWRGDX (or /PWRGDX) may be used as an enable signal for one or more following DC/DC converter modules or for other system uses as desired. When used as an enable signal, the time necessary for the PWRGD (or /PWRGD) signal to pull-up (when in high impedance state) will depend upon the load (RC) that is present on this output.

Power-good output signals PWRGD2 (/PWRGD2) and PWRGD3 (/PWRGD3) follow the assertion of PWRGD1 (/PWRGD1) with a sequencing delay set by an external capacitor (C<sub>PG</sub>) from the controller's PGTIMER pin (Pin 2) to VEE. An expression for the sequencing delay between PWRGD2 and PWRGD1 is given by:

$$t_{PGDLY2-1} = \frac{V_{THRESH(PG2)} \times C_{PG}}{I_{PGTIMER}}$$

where VTHRESH(PG2) (= 0.63V, typically) is the PWRGD2 threshold voltage for PGTIMER and I<sub>PGTIMER</sub> (= 45µA, typically) is the internal PGTIMER charge current. Similarly, an expression for the sequencing delay between PWRGD3 and PWRGD2 is given by:

$$t_{PGDLY3-2} = \frac{\left(V_{THRESH(PG3)} - V_{THRESH(PG2)}\right) \times C_{PG}}{I_{PGTIMER}}$$

where  $V_{THRESH(PG3)}$  (1.15V, typical) is the PWRGD3 threshold voltage for PGTIMER. Therefore, powergood output signal PWRGD2 (/PWRGD2) will be delayed after the assertion of PWRGD1 (/PWRGD1) by:

 $t_{PGDLY2-1}$  (ms)  $\simeq 14 \times C_{PG}(\mu F)$ 

Power-good output signal PWRGD3 (/PWRGD3) follows the assertion of PWRGD2 by a delay:

 $t_{PGDLY3-2}$  (ms)  $\cong 11.5 \times C_{PG}(\mu F)$ 

For example, for a  $10\mu F$  value for  $C_{PG}$ , power-good output signal PWRGD2 will be asserted 140ms after PWRGD1. Power-good signal PWRGD3 will then be asserted 115ms after PWRGD2 and 255ms after the assertion of PWRGD1. The relationships between V<sub>DRAIN</sub>, V<sub>PGTH</sub>, PWRGD1, PWRGD2, and PWRGD3 are shown in Figure 6.

### Undervoltage/Overvoltage Detection (MIC2589 and MIC2589R)

The MIC2589 and the MIC2589R have "UV" and "OV" input pins that can be used to detect input supply rail undervoltage and overvoltage conditions. Undervoltage lockout prevents the output from switching on until the supply input is stable and within tolerance. In a similar fashion, overvoltage shutdown prevents damage to sensitive circuit components should the input voltage exceed normal operating limits. Each of these pins is internally connected to analog comparators with 20mV of hysteresis. When the UV pin falls below its V<sub>UVL</sub> threshold or the OV pin is above its V<sub>OVH</sub> threshold, the GATE pin is immediately pulled low. The GATE pin will be held low until the UV pin is above its  $V_{\text{UVH}}$  threshold and the OV pin is below its V<sub>OVL</sub> threshold. The circuit's UV and OV threshold voltage levels are programmed using the resistor divider R1, R2, and R3 as shown in the "Typical Application" circuit and the equations to set the trip points are shown below. The circuit's UV threshold is set to  $V_{UV}$  = 37V and the OV threshold is set at V<sub>OV</sub> = 72V, values commonly used in Central Office power distribution applications.

$$\begin{split} V_{UV} &= V_{UVL}\left(typ\right) \times \frac{\left(R1 + R2 + R3\right)}{\left(R2 + R3\right)} \\ V_{OV} &= V_{OVL}\left(typ\right) \times \frac{\left(R1 + R2 + R3\right)}{R3} \end{split}$$

Given V<sub>UV</sub>, V<sub>OV</sub>, and any one of the resistor values, the remaining two resistor values can be determined. A suggested value for R3 is selected to provide approximately 100µA (or more) of current through the voltage divider chain at  $V_{DD} = V_{UV}$ . This yields the

following as a starting point:

$$R3 = \frac{V_{OVH}(typ)}{100\mu A} = \frac{1.223V}{100\mu A} = 12.23k\Omega$$

The closest standard 1% value for R3 =  $12.4k\Omega$ . Solving for R2 and R1 yields:

$$\begin{split} R2 &= R3 \times \left[ \left( \frac{V_{OV}}{V_{UV}} \right) - 1 \right] \\ R2 &= 12.4 k\Omega \times \left[ \left( \frac{72V}{37V} \right) - 1 \right] = 11.73 k\Omega \end{split}$$

The closest standard 1% values for R2 =  $11.8k\Omega$ . Lastly, the value for R1 is calculated:

$$\begin{split} R1 &= R3 \times \left[\frac{\left(V_{OV} - 1.223V\right)}{1.223V}\right] - R2 \\ R1 &= 12.4 k\Omega \times \left[\frac{\left(72V - 1.223V\right)}{1.223V}\right] - 11.8 k\Omega \end{split}$$

R1 = 705.81kO

The closest standard 1% value for R1 =  $698k\Omega$ .

Using standard 1% resistor values, the circuit's nominal UV and OV thresholds are:

$$V_{UV} = 36.5V$$
  
 $V_{OV} = 71.2V$ 

Good general engineering design practices must consider the tolerances associated with these parameters, including but not limited to, power supply tolerance, undervoltage and overvoltage threshold tolerances, and the tolerances of the external passive components.

### Programmable UVLO Hysteresis (MIC2595 and MIC2595R)

The MIC2595 and the MIC2595R devices have userprogrammable hysteresis by means of the ON and OFF pins (Pins 4 and 3, respectively). This allows setting the MIC2595/MIC2595R to turn on at a voltage V1, and not turn off until a second voltage V2, where V2 < V1. This can significantly simplify dealing with source impedances in the supply buss while at the same time increasing the amount of available operating time from a loosely regulated power rail (for example, a battery supply). The MIC2595/MIC2595R holds the output off until the voltage at the ON pin is above its V<sub>ONH</sub> threshold value given in the "Electrical Characteristics" table. Once the output has been enabled by the ON pin, it will remain on until the voltage at the OFF pin falls below its respective VOFFI threshold value, or the part turns off due to an external

fault condition. Should either event occur, the GATE pin is immediately pulled low and will remain low until the ON pin voltage once again rises above its V<sub>ONH</sub> threshold. The circuit's turn-on and turn-off voltage levels are set using the resistor divider R1, R2, and R3 similar to the "Typical Application" circuit and the equations to set the trip points are shown below. For the following example, the circuit's ON threshold is set to  $V_{ON}$  = 40V and the circuit's OFF threshold is set to  $V_{OFF} = 35V.$ 

$$V_{ON} = V_{ONH}(typ) \times \frac{(R1 + R2 + R3)}{R3}$$
$$V_{OFF} = V_{OFFL}(typ) \times \frac{(R1 + R2 + R3)}{R2 + R3}$$

Given V<sub>OFF</sub>, V<sub>ON</sub>, and any one of the resistor values, the remaining two resistor values can be readily determined. A suggested value for R3 is selected to provide approximately 100µA (or more) of current through the voltage divider chain at  $V_{DD} = V_{OFF}$ . This yields the following as a starting point:

$$R3 = \frac{V_{OFFL}(typ)}{100 \mu A} = \frac{1.223 V}{100 \mu A} = 12.23 k\Omega$$

The closest standard 1% value for R3 =  $12.4k\Omega$ . Solving for R2 and R1 yields:

$$R2 = R3 \times \left[ \left( \frac{V_{ON}}{V_{OFF}} - 1 \right) \right]$$

$$R2 = 12.4k\Omega \times \left[ \left( \frac{40V}{35V} - 1 \right) \right] = 1.77k\Omega$$

The closest standard 1% value for R2 =  $1.78k\Omega$ . Lastly, the value for R1 is calculated:

$$R1 = R3 \times \frac{\left(V_{ON} - 1.223V\right)}{1.223V} - R2$$

$$R1 = 12.4k\Omega \times \frac{40V - 1.223V}{1.223V} - 1.78k\Omega$$

R1 = 391.38kO

The closest standard 1% value for R1 =  $392k\Omega$ .

Using standard 1% resistor values, the circuit's nominal ON and OFF thresholds are:

$$V_{ON} = 40.1V$$

 $V_{OFF} = 35V$ 

Good general engineering design practices must consider the tolerances associated with these parameters, including but not limited to, power supply tolerance, undervoltage and overvoltage threshold tolerances, and the tolerances of the external passive components.

### Application Information

### **Optional External Circuits for Added** Protection/Performance

In many telecom applications, it is very common for circuit boards to encounter large-scale supply-voltage transients in backplane environments. Because backplanes present complex impedance а environment, these transients can be as high as 2.5 times steady-state levels, or 120V in worst-case situations. In addition, a sudden load dump anywhere on the circuit card can generate a very high voltage spike at the drain of the output MOSFET that will appear at the DRAIN pin of the MIC2589/MIC2595. In both cases, it is good engineering practice to include protective measures to avoid damaging sensitive ICs or the hot swap controller from these large-scale transients. Two typical scenarios in which large-scale transients occur are described below:

1. An output current load dump with no bypass (charge bucket or bulk) capacitance to V<sub>EE</sub>. For example, if  $L_{LOAD} = 5\mu H$ ,  $V_{IN} = 56V$  and  $t_{OFF} = 0.7 \mu s$ , the resulting peak short-circuit current prior to the MOSFET turning off would reach:

$$\frac{\left(56V\times0.7\mu\text{s}\right)}{5\mu\text{H}}=7.8\text{A}$$

If there is no other path for this current to take when the MOSFET turns off, it will avalanche the drain-source junction of the MOSFET. Since the total energy represented is small relative to sturdiness of modern power MOSFETs, it's unlikely that this will damage the transistor. However, the actual avalanche voltage is unknown; all that can be guaranteed is that will greater than be  $V_{BD(D-S)}$  of the MOSFET. The drain of the transistor is connected to the DRAIN pin of the MIC2589/MIC2595, and the resulting transient does have enough voltage and energy to damage this, or any, high-voltage hot swap controller.

2. If the load's bypass capacitance (for example, the input filter capacitors for DC-DC converter module(s)) is on a board from which the board with the MIC2589/MIC2595 and the MOSFET can be unplugged, the same type of inductive transient damage can occur to the MIC2589/MIC2595.

For many applications, the use of additional circuit components can be implemented for optimum system performance and/or protection. The circuit, shown in Figure 7, includes several components to address some the following system (dynamic) responses and/or functions: 1) suppression of transient voltage spikes, 2) elimination of false "tripping" of the circuit breaker due to undervoltage and overcurrent glitches, and 3) the implementation of an external reset circuit.

It is not mandatory that these techniques be utilized, however, the application environment will dictate suitability. For protection against sudden on-card load dumps at the DRAIN pin of the MIC2589/MIC2595 controller, a 68V, 1W, 5% Zener diode clamp (D2) connected from the DRAIN to the VEE of the controller can be implemented as shown. To protect the controller from large-scale transients at the card input, a 100V clamp diode (D1, SMAT70A or equivalent) can be used. In either case, very short lead lengths and compact layout design is strongly recommended to prevent unwanted transients in the Power buss inductance often protection circuitry. localized (plug-in card) high-voltage produces transients during a turn-off event. Managing these repeated voltage stresses with sufficient input bulk capacitance and/or transient suppressing diode clamps is highly recommended for maximizing the life of the hot swap controller(s).




Figure 7. Optional Components for Added Performance/Protection

The circuit in Figure 7 consisting of M2, R5, and a digital control signal, can be used to reset the controller after the GATE (and output) turns off. Once the output has been latched off, applying a low-highlow pulse on the GATE of M2 via the System Enable control can toggle the UV pin. System Enable is a user-defined signal referenced to V<sub>EE</sub>.

### **Sense Resistor Selection**

The sense resistor is nominally valued at:

$$R_{SENSE(nom)} = \frac{V_{TRIP(typ)}}{I_{HOT\_SWAP(nom)}}$$

where V<sub>TRIP(TYP)</sub> is the typical (or nominal) circuit breaker threshold voltage (50mV) and I<sub>HOT SWAP(NOM)</sub> is the nominal load current level necessary to trip the internal circuit breaker.

To accommodate worse-case tolerances in the sense resistor (for a ±1% initial tolerance, allow ±3% tolerance for variations over time and temperature) and circuit breaker threshold voltages, a slightly more detailed calculation must be used to determine the minimum and maximum hot swap load currents.

As the MIC2589's minimum current limit threshold voltage is 40mV, the minimum hot swap load current is determined where the sense resistor is 3% high:

$$I_{HOT\_SWAP(m\,in)} = \frac{40mV}{\left(1.03 \times R_{SENSE(nom)}\right)} = \frac{38.8mV}{R_{SENSE(nom)}}$$

Keep in mind that the minimum hot swap load current should be greater than the application circuit's upper steady-state load current boundary. Once the lower

value of R<sub>SENSE</sub> has been calculated, it is good practice to check the maximum hot swap load current (I<sub>HOT SWAP(MAX)</sub>) that the circuit may let pass in the case of tolerance build-up in the opposite direction. Here, the worse case maximum is found using a  $V_{TRIP(MAX)}$ threshold of 60mV and a sense resistor 3% low in value:

$$I_{HOT\_SWAP(m\,ax)} = \frac{60mV}{\left(0.97 \times R_{SENSE(nom)}\right)} = \frac{61.9mV}{R_{SENSE(nom)}}$$

In this case, the application circuit must be sturdy enough to operate up to approximately 1.5x the steady-state hot swap load current. For example, if an MIC2589 circuit must pass a minimum hot swap load current of 4A without nuisance trips, R<sub>SENSE</sub> should be set to:

$$R_{SENSE(nom)} = \frac{40mV}{4A} = 10m\Omega$$

where the nearest 1% standard value is  $10.0m\Omega$ . At the other tolerance extremes,  $I_{HOT\ SWAP(MAX)}$  for the circuit in question is then simply:

$$I_{HOT\_SWAP(m\,ax)} = \frac{61.9mV}{10m\Omega} = 6.19A$$

With a knowledge of the application circuit's maximum hot swap load current, the power dissipation rating of the sense resistor can be determined using  $P = I^2 \times R$ . Here, the current is  $I_{HOT SWAP(max)} = 6.19A$  and the resistance

$$R_{SENSE(max)} = (1.03)(R_{SENSE(nom)}) = 10.3m\Omega$$
.

Thus, the sense resistor's maximum power dissipation

$$P_{MAX} = (6.19A)^2 \times (10.3m\Omega) = 0.395W$$

A 0.5W sense resistor is a good choice in this application.

#### **Power MOSFET Selection**

Selecting the proper external MOSFET for use with theMIC2589/MIC2595 involves three straightforward tasks:

- Choice of a MOSFET that meets minimum voltage requirements.
- Selection of a device to handle the maximum continuous current (steady-state thermal issues).
- Verify the selected part's ability to withstand any peak currents (transient thermal issues).

### **Power MOSFET Operating Voltage Requirements**

The first voltage requirement for the MOSFET is that the drain-source breakdown voltage of the MOSFET must be greater than  $V_{IN(MAX)} = V_{DD} - V_{EE}(min)$ .

The second breakdown voltage criterion that must be is the gate-source voltage. For MIC2589/MIC2595, the gate of the external MOSFET is driven up to a maximum of 11V above VEE. This means that the external MOSFET must be chosen to have a gate-source breakdown voltage of 12V or more; 20V is recommended. Most power MOSFETs with a 20V gate-source voltage rating have a 30V drain-source breakdown rating or higher. For many 48V telecom applications, transient voltage spikes can approach, and sometimes exceed, 100V. The absolute maximum input voltage rating of the MIC2589/MIC2595 is 100V; therefore, a drain-source breakdown voltage of 100V is suggested for the external MOSFET. Additionally, an external input clamp is strongly recommended for applications that do not utilize conditioned power supplies.

### **Power MOSFET Steady-State Thermal Issues**

The selection of a MOSFET to meet the maximum continuous current is a fairly straightforward exercise. First, arm yourself with the following data:

- The value of I<sub>LOAD(CONT, MAX.)</sub> for the output in question (see Sense Resistor Selection).
- The manufacturer's datasheet for the candidate MOSFET.
- The maximum ambient temperature in which the device will be required to operate.
- Any knowledge you can get about the heat sinking available to the device (e.g., can heat be dissipated into the ground plane or power plane, if using a surface-mount part? Is any airflow available?).

The datasheet will almost always give a value of ON resistance for a given MOSFET at a gate-source

voltage of 4.5V and 10V. For MIC2589/MIC2595 applications, choose the gate-source ON resistance at 10V and call this value R<sub>ON</sub>. Since a heavily enhanced MOSFET acts as an ohmic (resistive) device, almost all that's required to determine steady-state power dissipation is to calculate I<sup>2</sup>R. The one addendum to this is that MOSFETs have a slight increase in R<sub>ON</sub> with increasing die temperature. Α good approximation for this value is 0.5% increase in R<sub>ON</sub> per °C rise in junction temperature above the point at which R<sub>ON</sub> was initially specified by the manufacturer. For instance, if the selected MOSFET has a calculated  $R_{ON}$  of  $10m\Omega$  at  $T_J = 25^{\circ}C$ , and the actual junction temperature ends up at 110°C, a good first cut at the operating value for R<sub>ON</sub> would be:

 $R_{ON} \approx 10 \text{m}\Omega[1 + (110 - 25)(0.005)] \approx 14.3 \text{m}\Omega$ 

The final step is to make sure that the heat sinking available to the MOSFET is capable of dissipating at least as much power (rated in °C/W) as that with which the MOSFET's performance was specified by the manufacturer. Here are a few practical tips:

- 1. The heat from a TO-263 power MOSFET flows almost entirely out of the drain tab. If the drain tab can be soldered down to one square inch or more, the copper will act as the heat sink for the part. This copper must be on the same layer of the board as the MOSFET drain.
- 2. Airflow works. Even a few LFM (linear feet per minute) of air will cool a MOSFET down substantially. If you can, position the MOSFET(s) near the inlet of a power supply's fan, or the outlet of a processor's cooling fan.
- 3. The best test of a candidate MOSFET for an application (assuming the above tips show it to be a likely fit) is an empirical one. Check the MOSFET's temperature in the actual layout of the expected final circuit, at full operating current. The use of a thermocouple on the drain leads, or infrared pyrometer on the package, will then give a reasonable idea of the device's junction temperature.

#### **Power MOSFET Transient Thermal Issues**

If the prospective MOSFET has been shown to withstand the environmental voltage stresses and the worst-case steady-state power dissipation addressed, the remaining task is to verify if the MOSFET is capable of handling extreme overcurrent load faults, such as a short circuit, without overheating. A power MOSFET can handle a much

higher pulsed power without damage than its continuous power dissipation ratings imply due to an inherent trait, thermal inertia. With respect to the specification and use of power MOSFETs, the parameter of interest is the "Transient Thermal Impedance", or  $Z_{\theta}$ , which is a real number (variable factor) used as a multiplier of the thermal resistance (R<sub>0</sub>). The multiplier is determined using the given "Transient Thermal Impedance Graph", normalized to R<sub>0</sub>, that displays curves for the thermal impedance versus power pulse duration and duty cycle. The single-pulse curve is appropriate for most hot swap applications.  $Z_{\theta}$  is specified from junction-to-case for power MOSFETs typically used in applications.

The following example provides a method for estimating the peak junction temperature of a power MOSFET in determining if the MOSFET is suitable for particular application.  $V_{IN}$  (VDD – VEE) = 48V,  $I_{LIM}$  = 4.2A,  $t_{FLT}$  is 20ms, and the power MOSFET is the SUM110N10-09 (TO-263 package) from Vishay-Siliconix. This MOSFET has an  $R_{ON}$  of  $9.5m\Omega$  ( $T_J = 25^{\circ}C$ ), the junction-to-case thermal resistance (R<sub>θ(J-C)</sub>) is 0.4°C/W, junction-toambient thermal resistance (R<sub>θ(J-A)</sub>) is 40°C/W, and the Transient Thermal Impedance Curve is shown in Figure 8. Consider, say, the MOSFET is switched on at time t1 and the steady-state load current passing through the MOSFET is 3A. At some point in time after t1, at time t2, there is an unexpected short-circuit applied to the load, causing the MIC2589/MIC2595 controller to adjust the GATE output voltage and regulate the load current for 20ms at the programmed current limit value, 4.2A in this example. During this short-circuit load condition, the dissipation in the MOSFET is calculated by:

$$P_D(\text{short}) = V_{DS} \times I_{LIM}$$
;  $V_{DS} = 0V - (-48V) = 48V$   
 $P_D(\text{short}) = 48V \times 4.2A = 201.6W$  for 20ms.

At first glance, it would appear that a very hefty MOSFET is required to withstand this extreme overload condition. Upon further examination, the calculation to approximate the peak junction temperature is not a difficult task. The first step is to determine the maximum steady-state junction temperature, then add the rise in temperature due to the maximum power dissipated during a transient overload caused by a short circuit condition. equation to estimate the maximum steady-state junction temperature is given by:

$$T_J(\text{steady-state}) \cong T_C(\text{max}) + \Delta T_J$$
 (1)

 $T_{\rm C}(\text{max})$  is the highest anticipated case temperature, prior to an overcurrent condition, at which the MOSFET will operate and is estimated from the following equation based on the highest ambient temperature of the system environment.

$$T_{\text{C}}(\text{max}) = T_{\text{A}}(\text{max}) + P_{\text{D}} \times (R_{\theta(\text{J-A})} - R_{\theta(\text{J-C})})$$
 (2) Let's assume a maximum ambient of 60°C. The power dissipation of the MOSFET is determined by the current through the MOSFET and the ON resistance (I²R<sub>ON</sub>), which we will estimate at 17mΩ (specification given at  $T_{\text{J}}$  = 125°C). Using our example information and substituting into Equation 2,

$$T_{C}(max) = 60^{\circ}C + [((3A)^{2} \times 17m\Omega) \times (40-0.4)^{\circ}C/W]$$
  
= 66.06°C

Substituting the variables into Equation 1, T<sub>J</sub> is determined by:

$$\begin{split} T_{\text{J}}(\text{steady-state}) &\;\; \cong T_{\text{C}}(\text{max}) + [R_{\text{CN}} + (T_{\text{C}}(\text{max}) - T_{\text{C}})(0.005) \\ &\;\; \times (R_{\text{CN}})][]^2 \times (R_{\theta, \text{LAT}} - R_{\theta, \text{LC}})]] \\ &\;\; \cong 66.06^{\circ}\text{C} + [17\text{m}\Omega + (66.06^{\circ}\text{C} - 25^{\circ}\text{C})(0.005^{\circ}\text{C}) \\ &\;\; \times (17\text{m}\Omega)][(3\text{A})^2 \times (40 - 0.4)^{\circ}\text{CW}] \\ &\;\; \cong 66.06^{\circ}\text{C} + 7.30^{\circ}\text{C} \\ &\;\; \cong 73.36^{\circ}\text{C} \end{split}$$

Since this is not a closed-form equation, getting a close approximation may take one or two iterations. On the second iteration, start with T<sub>1</sub> equal to the value calculated above. Doing so in this example vields:

$$\begin{array}{ll} T_J(steady\text{-state}) & \cong 66.06^{\circ}C + [17m\Omega + (73.36^{\circ}C \\ & -25^{\circ}C) \times (0.005/^{\circ}C) \\ & \times (17m\Omega)][(3A)^2 \times (40-0.4)]^{\circ}C/W \\ & \cong 73.62^{\circ}C \end{array}$$

Another iteration shows that the result (73.63°C) is converging quickly, so we'll estimate the maximum T<sub>J(steady-state)</sub> at 74°C.

The use of the Transient Thermal Impedance Curves is necessary to determine the increase in junction temperature associated with a worst-case transient condition. From our previous calculation of the maximum power dissipated during a short circuit event for the MIC2589/MIC2595, we calculate the transient junction temperature increase as:

$$T_J(transient) = P_D(short) \times R_{\theta(J-C)} \times Multiplier$$
 (3) Assume the MOSFET has been on for a long time – several minutes or more – and delivering the steady-state load current of 3A to the load when the load is short circuited. The controller will regulate the GATE output voltage to limit the current to the programmed value of 4.2A for 20ms before immediately shutting off the output. For this situation and almost all hot swap applications, this can be considered a single pulse event as there is no significant duty cycle. From Figure 8, find the point on the X-axis ("Square-Wave

Pulse Duration") for 25ms, allowing for a 25% margin

of the t<sub>FLT</sub>, and read up the Y-axis scale to find the intersection of the Single Pulse curve. This point is the normalized transient thermal impedance  $(Z_{\theta(J-C)})$ , and the effective transient thermal impedance is the product of  $R_{\theta(J-C)}$  and the multiplier, 0.9 in this example. Solving Equation 3,

 $T_J(transient) = (201.6W) \times (0.4^{\circ}C/W) \times 0.9 = 72.6^{\circ}C$ 

Finally, add this result to the maximum steady state junction temperature calculated previously determine the estimated maximum transient junction temperature of the MOSFET:  $T_J(max.transient) =$  $74^{\circ}\text{C} + 72.6^{\circ}\text{C} = 146.6^{\circ}\text{C}$ , which is safely under the specified maximum junction temperature of 200°C for the SUM110N10-09.




Figure 8. Transient Thermal Impedance - SUM110N10-09

### PCB Layout Considerations

### 4-Wire Kelvin Sensing

Because of the low value typically required for the sense resistor, special care must be used to measure accurately the voltage drop across it. Specifically, the measurement technique across each R<sub>SENSE</sub> must employ 4-wire Kelvin sensing. This is simply a means of making sure that any voltage drops in the power traces connecting to the resistors are not picked up by the signal conductors measuring the voltages across the sense resistors.

Figure 9 illustrates how to implement 4-wire Kelvin sensing. As the figure shows, all the high current in the circuit (from V<sub>EE</sub> through R<sub>SENSE</sub>, and then to the source of the output MOSFET) flows directly through the power PCB traces and R<sub>SENSE</sub>. The voltage drop resulting across R<sub>SENSE</sub> is sampled in such a way that the high currents through the power traces will not introduce any parasitic voltage drops in the sense leads. It is recommended to connect the hot swap controller's sense leads directly to the sense resistor's metalized contact pads.

#### **Other Layout Considerations**

Figure 10 is a suggested PCB layout diagram for the MIC2589/MIC2595. Many hot swap applications will require load currents of several amperes. Therefore,

the power (V<sub>EE</sub> and Return) trace widths (W) need to be wide enough to allow the current to flow while the rise in temperature for a given copper plate (e.g., 1oz. or 2oz.) is kept to a maximum of 10°C to 25°C. The return (or power ground) trace should be the same width as the positive voltage power traces (input/load) and isolated from any ground and signal planes so that the controller's power is common mode. Also, these traces should be as short as possible in order to minimize the IR drops between the input and the load.

Finally, the use of plated-through vias will be necessary to make circuit connections to the power, ground and signal planes of multi-layer PCBs.




Figure 9. 4-Wire Kelvin Sense Connections for R<sub>SENSE</sub>




Figure 10. Recommended PCB Layout for Sense Resistor, Power MOSFET, Overvoltage/Undervoltage **Resistive Divider Network, and Timer Capacitors** 

### **Power-Good Signals Driving Optoisolators**

The PWRGDx signals can be used to drive optoisolators or LEDs. The use of an optoisolator is sometimes needed to protect I/O signals (e.g., /PWRGD, RESET, ENABLE) of both the controller and downstream DC-DC converter(s) from damage

caused by common mode transients. Such is the case when an EMI filter is utilized to prevent DC-DC converter switching noise from being injected back onto the power supply. The circuit of Figure 11 shows how to configure an optoisolator driven by the /PWRGD signal of the MIC2589 controller.




Figure 11. Optoisolators Driven by /PWRGD Signals

### **MOSFET and Sense Resistor Vendors**


Device types, part numbers, and manufacturer contacts for power MOSFTETS and sense resistors are provided in Table 1.

MOSFET Vendors Key MOSFET Type(s)		Breakdown Voltage (V <sub>DSS</sub> )	Contact Information
	SUM75N06-09L (TO-263) SUM70N06-11 (TO-263) SUM50N06-16L (TO-263)	60V 60V 60V	www.siliconix.com (203) 452-5664
Vishay - Siliconix	SUP85N10-10 (TO-220AB) SUB85N10-10 (TO-263) SUM110N10-09 (TO-263) SUM60N10-17 (TO-263)	100V 100V 100V 100V	www.siliconix.com (203) 452-5664
International Rectifier	IRF530 (TO-220AB) IRF540N (TO-220AB)	100V 100V	www.irf.com (310) 322-3331
Renesas	2SK1298 (TO-3PFM) 2SK1302 (TO-220AB) 2SK1304 (TO-3P)	60V 100V 100V	www.renesas.com (408) 433-1990

Resistor Vendors	Resistor Types	Contact Data
Vishay (Dale)	"WSL" Series	www.vishay.com/docs/wsl_30100.pdf (203)452-5664
IRC	"OARS" Series "LR" Series (second source to "WSL")	www.irctt.com/pdf_files/OARS.pdf www.irctt.com/pdf_files/LRC.pdf (828) 264-8861

**Table 1. MOSFET and Sense Resistors** 

### **Package Information**



14-Pin SOIC (M)

#### MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2004 Micrel, Incorporated.