Spansion® Analog and Microcontroller Products



The following document contains information on Spansion analog and microcontroller products. Although the document is marked with the name "Fujitsu", the company that originally developed the specification, Spansion will continue to offer these products to new and existing customers.

Continuity of Specifications

There is no change to this document as a result of offering the device as a Spansion product. Any changes that have been made are the result of normal document improvements and are noted in the document revision summary, where supported. Future routine revisions will occur when appropriate, and changes will be noted in a revision summary.

Continuity of Ordering Part Numbers

Spansion continues to support existing part numbers beginning with "MB". To order these products, please use only the Ordering Part Numbers listed in this document.

For More Information

Please contact your local sales office for additional information about Spansion memory, analog, and microcontroller products and solutions.

16-bit Proprietary Microcontroller

F²MC-16FX MB966A0 Series

MB96F6A5R/A, MB96F6A6R

DESCRIPTION

MB966A0 series is based on FUJITSU's advanced $F^2MC-16FX$ architecture (16-bit with instruction pipeline for RISC-like performance). The CPU uses the same instruction set as the established $F^2MC-16LX$ family thus allowing for easy migration of $F^2MC-16LX$ Software to the new $F^2MC-16FX$ products. $F^2MC-16FX$ product improvements compared to the previous generation include significantly improved performance - even at the same operation frequency, reduced power consumption and faster start-up time.

For high processing speed at optimized power consumption an internal PLL can be selected to supply the CPU with up to 32MHz operation frequency from an external 4MHz to 8MHz resonator. The result is a minimum instruction cycle time of 31.2ns going together with excellent EMI behavior. The emitted power is minimized by the on-chip voltage regulator that reduces the internal CPU voltage. A flexible clock tree allows selecting suitable operation frequencies for peripheral resources independent of the CPU speed.

Note: F²MC is the abbreviation of FUJITSU Flexible Microcontroller.

FUJITSU SEMICONDUCTOR provides information facilitating product development via the following website. The website contains information useful for customers.

http://edevice.fujitsu.com/micom/en-support/



■ FEATURES

Technology

0.18µm CMOS

• CPU

- F²MC-16FX CPU
- Optimized instruction set for controller applications (bit, byte, word and long-word data types, 23 different addressing modes, barrel shift, variety of pointers)
- 8-byte instruction queue
- \bullet Signed multiply (16-bit \times 16-bit) and divide (32-bit/16-bit) instructions available

System clock

- On-chip PLL clock multiplier ($\times 1$ to $\times 8$, $\times 1$ when PLL stop)
- 4MHz to 8MHz crystal oscillator (maximum frequency when using ceramic resonator depends on Q-factor)
- Up to 8MHz external clock for devices with fast clock input feature
- 32.768kHz subsystem quartz clock
- 100kHz/2MHz internal RC clock for quick and safe startup, clock stop detection function, watchdog
- Clock source selectable from mainclock oscillator, subclock oscillator and on-chip RC oscillator, independently for CPU and 2 clock domains of peripherals
- The subclock oscillator is enabled by the Boot ROM program controlled by a configuration marker after a Power or External reset
- Low Power Consumption 13 operating modes (different Run, Sleep, Timer, Stop modes)

On-chip voltage regulator

Internal voltage regulator supports a wide MCU supply voltage range (Min=2.7V), offering low power consumption

• Low voltage detection function

Reset is generated when supply voltage falls below programmable reference voltage

Code Security

Protects Flash Memory content from unintended read-out

DMA

Automatic transfer function independent of CPU, can be assigned freely to resources

Interrupts

- Fast Interrupt processing
- 8 programmable priority levels
- Non-Maskable Interrupt (NMI)

CAN

- Supports CAN protocol version 2.0 part A and B
- ISO16845 certified
- Bit rates up to 1Mbps
- 32 message objects
- Each message object has its own identifier mask
- Programmable FIFO mode (concatenation of message objects)
- Maskable interrupt
- Disabled Automatic Retransmission mode for Time Triggered CAN applications
- Programmable loop-back mode for self-test operation

• USART

- Full duplex USARTs (SCI/LIN)
- Wide range of baud rate settings using a dedicated reload timer
- Special synchronous options for adapting to different synchronous serial protocols
- LIN functionality working either as master or slave LIN device
- Extended support for LIN-Protocol with 16-byte FIFO for selected channels to reduce interrupt load

I²C

- Up to 400kbps
- Master and Slave functionality, 7-bit and 10-bit addressing

A/D converter

- SAR-type
- 8/10-bit resolution
- Signals interrupt on conversion end, single conversion mode, continuous conversion mode, stop conversion mode, activation by software, external trigger, reload timers and PPGs
- Range Comparator Function
- Scan Disable Function
- ADC Pulse Detection Function

Source Clock Timers

Three independent clock timers (23-bit RC clock timer, 23-bit Main clock timer, 17-bit Sub clock timer)

• Hardware Watchdog Timer

- Hardware watchdog timer is active after reset
- Window function of Watchdog Timer is used to select the lower window limit of the watchdog interval

Reload Timers

- 16-bit wide
- Prescaler with $1/2^1$, $1/2^2$, $1/2^3$, $1/2^4$, $1/2^5$, $1/2^6$ of peripheral clock frequency
- Event count function

• Free-Running Timers

- Signals an interrupt on overflow, supports timer clear upon match with Output Compare (0, 4)
- Prescaler with 1, $1/2^1$, $1/2^2$, $1/2^3$, $1/2^4$, $1/2^5$, $1/2^6$, $1/2^7$, $1/2^8$ of peripheral clock frequency

Input Capture Units

- 16-bit wide
- Signals an interrupt upon external event
- Rising edge, Falling edge or Both (rising & falling) edges sensitive

Output Compare Units

- 16-bit wide
- Signals an interrupt when a match with Free-running Timer occurs
- A pair of compare registers can be used to generate an output signal

Programmable Pulse Generator

- 16-bit down counter, cycle and duty setting registers
- Can be used as 2×8 -bit PPG
- Interrupt at trigger, counter borrow and/or duty match
- PWM operation and one-shot operation
- Internal prescaler allows 1, 1/4, 1/16, 1/64 of peripheral clock as counter clock or of selected Reload timer underflow as clock input
- Can be triggered by software or reload timer
- Can trigger ADC conversion
- Timing point capture
- Start delay

• Stepping Motor Controller

- Stepping Motor Controller with integrated high current output drivers
- Four high current outputs for each channel
- Two synchronized 8/10-bit PWMs per channel
- Internal prescaling for PWM clock: 1, 1/4, 1/5, 1/6, 1/8, 1/10, 1/12, 1/16 of peripheral clock
- Dedicated power supply for high current output drivers

LCD Controller

- LCD controller with up to $4COM \times 44SEG$
- Internal or external voltage generation
- Duty cycle: Selectable from options: 1/2, 1/3 and 1/4
- Fixed 1/3 bias
- Programmable frame period
- Clock source selectable from four options (main clock, peripheral clock, subclock or RC oscillator clock)
- Internal divider resistors or external divider resistors
- On-chip data memory for display
- LCD display can be operated in Timer Mode
- Blank display: selectable
- All SEG, COM and V pins can be switched between general and specialized purposes

Sound Generator

- 8-bit PWM signal is mixed with tone frequency from 16-bit reload counter
- PWM clock by internal prescaler: 1, 1/2, 1/4, 1/8 of peripheral clock

Real Time Clock

- Operational on main oscillation (4MHz), sub oscillation (32kHz) or RC oscillation (100kHz/2MHz)
- Capable to correct oscillation deviation of Sub clock or RC oscillator clock (clock calibration)
- Read/write accessible second/minute/hour registers
- Can signal interrupts every half second/second/minute/hour/day
- Internal clock divider and prescaler provide exact 1s clock

External Interrupts

- Edge or Level sensitive
- Interrupt mask bit per channel
- Each available CAN channel RX has an external interrupt for wake-up
- Selected USART channels SIN have an external interrupt for wake-up

Non Maskable Interrupt

- Disabled after reset, can be enabled by Boot-ROM depending on ROM configuration block
- Once enabled, can not be disabled other than by reset
- High or Low level sensitive
- Pin shared with external interrupt 0

• I/O Ports

- Most of the external pins can be used as general purpose I/O
- All push-pull outputs (except when used as I²C SDA/SCL line)
- Bit-wise programmable as input/output or peripheral signal
- Bit-wise programmable input enable
- One input level per GPIO-pin (either Automotive or CMOS hysteresis)
- Bit-wise programmable pull-up resistor

• Built-in On Chip Debugger (OCD)

- One-wire debug tool interface
- Break function:
 - Hardware break: 6 points (shared with code event)
 - Software break: 4096 points
- Event function
 - Code event: 6 points (shared with hardware break)
 - Data event: 6 points
 - Event sequencer: 2 levels + reset
- Execution time measurement function
- Trace function: 42 branches
- Security function

• Flash Memory


- Dual operation flash allowing reading of one Flash bank while programming or erasing the other bank
- Command sequencer for automatic execution of programming algorithm and for supporting DMA for programming of the Flash Memory
- Supports automatic programming, Embedded Algorithm
- Write/Erase/Erase-Suspend/Resume commands
- A flag indicating completion of the automatic algorithm
- Erase can be performed on each sector individually
- Sector protection
- Flash Security feature to protect the content of the Flash
- Low voltage detection during Flash erase or write

■ PRODUCT LINEUP

	Features		MB966A0	Remark
Product Type		Flash Memory Product		
Subclock		Subclock can be set by software		
Dual Operation Flash Memory RAM		-		
128.5KB + 32KB 8KB		MB96F6A5R, MB96F6A5A	Product Options R: MCU with CAN	
250	6.5KB + 32KB	16KB	MB96F6A6R	A: MCU without CAN
Package			LQFP-120 FPT-120P-M21	
DMA			4ch	
USART			5ch	LIN-USART 0 to 2/4/5
	with automatic LIN-F transmission/receptio with 16 byte RX- and TX-FIFO	n	2ch	LIN-USART 0/1
I ² C	171110		1ch	I ² C 0
	A/D Converter		32ch	AN 0 to 31
J, IO OIL F	with Data Buffer		No	71110 10 31
	with Range Comparat	tor	Yes	
	with Scan Disable	.01	Yes	
	with ADC Pulse Dete	ction	Yes	
16-bit Re	load Timer (RLT)	Ction	5ch	RLT 0 to 3/6
	ee-Running Timer (FRT	')	2ch	FRT 0/1
	6-bit Input Capture Unit (ICU)		8ch (5 channels for LIN-USART)	ICU 0 to 7 (ICU 0/1/4 to 6 for LIN-USART)
16-bit Output Compare Unit (OCU)		4ch	OCU 0 to 3	
	Programmable Pulse Ge		12ch (16-bit) / 24ch (8-bit)	PPG 0 to 7/12 to 15
(-)	with Timing point cap	oture	Yes	
	with Start delay		Yes	
	with Ramp		No	
CAN Inte	erface		1ch	CAN 0 32 Message Buffers
Stepping	Motor Controller (SMC	C)	5ch	SMC 0 to 4
External 1	Interrupts (INT)		16ch	INT 0 to 15
	kable Interrupt (NMI)		1ch	
Sound Ge	enerator (SG)		2ch	SG 0/1
LCD Con	ntroller		4COM × 44SEG	COM 0 to 3 SEG 0 to 4/7 to 45
Real Time	e Clock (RTC)		1ch	
I/O Ports			95 (Dual clock mode) 97 (Single clock mode)	
Clock Ca	libration Unit (CAL)		1ch	
Clock Output Function		2ch		
Low Volta	age Detection Function		Yes	Low voltage detection function can be disabled by software
	e Watchdog Timer		Yes	
On-chip I	RC-oscillator		Yes	
On-chip Debugger		<u> </u>	Yes	

Note: All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use the port relocate function of the general I/O port according to your function use.

■ BLOCK DIAGRAM



■ PIN ASSIGNMENT

8

```
(Top view)
                                                                                                                                                                                                                                                                                                                       ### 1900 | Vice 
                                          59 | P10_3 / PWM2M4 / PFG / / AND 1
58 | P10_2 / PWM2P4 / SCK2 / PPG6 / AN30*1
57 | P10_1 / PWM1M4 / SOT2 / TOT3 / AN29
56 | P10_0 / PWM1P4 / SIN2 / TIN3 / INT11 / AN28*1
55 | P09_7 / PWM2M3 / PPG15
54 | DVs
55 | P09_7 / PWM2M3 / PPG15
54 | DVs
55 | P09_6 / PWM2P3 / PPG14
51 | P09_6 / PWM1P3 / PPG13
50 | P09_4 / PWM1P3 / PPG13
50 | P09_4 / PWM1P3 / PPG13
61 | P09_4 / PWM1P3 / PPG13
62 | P09_0 / PWM2P2 / AN26
64 | P09_0 / PWM2P2 / AN26
65 | P09_0 / PWM2P2 / AN26
66 | P09_0 / PWM2P2 / AN26
67 | P09_6 / PWM2P1 / AN22 / PPG6_B
68 | P09_0 / PWM2P1 / AN22 / PPG6_B
69 | P09_0 / PWM2P1 / AN22 / PPG6_B
60 | P09_0 / PWM2P1 / AN21 / PPG6_B
61 | P09_0 / PWM2P1 / AN21 / PPG6_B
61 | P09_0 / PWM1P1 / AN21 / PPG6_B
61 | P09_0 / PWM1P1 / AN21 / PPG6_B
62 | P09_0 / PWM1P1 / AN21 / PPG6_B
63 | P08_2 / PPWM2P0 / AN18
64 | P06_6 / AN16 /
                                                                                                                                                                                                                                                                                                                                                                                                                                                                  LQFP - 120
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      34 | P05_6/AN14/TIN2/SGO1_R
33 | P05_5/AN13
32 | P05_4/AN12/INT2_R/WOT_R
31 | Vss
                                                                                                                                                                                                                                                                                                                         (FPT-120P-M21)
 *1: CMOS input level only
 *2: CMOS input level only for I<sup>2</sup>C
 *3: Please set ROM Configuration Block (RCB) to use the subclock.
Other than those above, general-purpose pins have only Automotive input level.
```

■ PIN DESCRIPTION

■ PIN DESCR		- · ·	
Pin name	Feature	Description	
ADTG	ADC	A/D converter trigger input pin	
ANn	ADC	A/D converter channel n input pin	
AVcc	Supply	Analog circuits power supply pin	
AVRH	ADC	A/D converter high reference voltage input pin	
AVRL	ADC	A/D converter low reference voltage input pin	
AVss	Supply	Analog circuits power supply pin	
С	Voltage regulator	Internally regulated power supply stabilization capacitor pin	
CKOTn	Clock Output function	Clock Output function n output pin	
CKOTn_R	Clock Output function	Relocated Clock Output function n output pin	
CKOTXn	Clock Output function	Clock Output function n inverted output pin	
CKOTXn_R	Clock Output function	Relocated Clock Output function n inverted output pin	
COMn	LCD	LCD Common driver pin	
DEBUG I/F	OCD	On Chip Debugger input/output pin	
DVcc	Supply	SMC pins power supply	
DVss	Supply	SMC pins power supply	
FRCKn	Free-Running Timer	Free-Running Timer n input pin	
FRCKn_R	Free-Running Timer	Relocated Free-Running Timer n input pin	
INn	ICU	Input Capture Unit n input pin	
INn R	ICU	Relocated Input Capture Unit n input pin	
INTn	External Interrupt	External Interrupt n input pin	
INTn R	External Interrupt	Relocated External Interrupt n input pin	
MD	Core	Input pin for specifying the operating mode	
NMI	External Interrupt	Non-Maskable Interrupt input pin	
OUTn	OCU	Output Compare Unit n waveform output pin	
OUTn R	OCU	Relocated Output Compare Unit n waveform output pin	
Pnn m	GPIO	General purpose I/O pin	
PPGn	PPG	Programmable Pulse Generator n output pin (16bit/8bit)	
PPGn_R	PPG	Relocated Programmable Pulse Generator n output pin (16bit/8bit)	
PPGn B	PPG	Programmable Pulse Generator n output pin (16bit/8bit)	
PWMn	SMC	SMC PWM high current output pin	
RSTX	Core	Reset input pin	
RXn	CAN	CAN interface n RX input pin	
SCKn	USART	USART n serial clock input/output pin	
SCKn_R	USART	Relocated USART n serial clock input/output pin	
SCLn	I ² C	I ² C interface n clock I/O input/output pin	
SDAn	$\frac{1}{I^2C}$	I ² C interface n serial data I/O input/output pin	
SEGn	LCD	LCD Segment driver pin	
SGAn	Sound Generator	Sound Generator amplitude output pin	
SGAn_R	Sound Generator	Relocated Sound Generator amplitude output pin	
SGOn	Sound Generator	Sound Generator sound/tone output pin	
SGOn R	Sound Generator	Relocated Sound Generator sound/tone output pin	
SINn	USART	USART n serial data input pin	
SINn R	USART	Relocated USART n serial data input pin	
SOTn	USART	USART n serial data output pin	
2011	USAKI	OSAKI II Seriai data odiput pili	

10

Pin name	Feature	Description	
SOTn_R	USART	Relocated USART n serial data output pin	
TINn	Reload Timer	Reload Timer n event input pin	
TINn_R	Reload Timer	Relocated Reload Timer n event input pin	
TOTn	Reload Timer	Reload Timer n output pin	
TOTn_R	Reload Timer	Relocated Reload Timer n output pin	
TTGn	PPG	Programmable Pulse Generator n trigger input pin	
TXn	CAN	CAN interface n TX output pin	
Vn	LCD	LCD voltage reference pin	
Vcc	Supply	Power supply pin	
Vss	Supply	Power supply pin	
WOT	RTC	Real Time clock output pin	
WOT_R	RTC	Relocated Real Time clock output pin	
X0	Clock	Oscillator input pin	
X0A	Clock	Subclock Oscillator input pin	
X1	Clock	Oscillator output pin	
X1A	Clock	Subclock Oscillator output pin	

■ PIN CIRCUIT TYPE

Pin no.	I/O circuit type*	Pin name
1	Supply	Vss
2	F	C
3	P	P03_7 / INT1 / SIN1 / SEG40
4	J	P13_0 / INT2 / SOT1 / SEG41
5	P	P13_1 / INT3 / SCK1 / SEG42
6	J	P13_2 / PPG0 / TIN0 / FRCK1 / SEG43
7	J	P13_3 / PPG1 / TOT0 / WOT / SEG44
8	P	P13_4 / SIN0 / INT6 / SEG45
9	Н	P13_5 / SOT0 / ADTG / INT7
10	M	P13_6 / SCK0 / CKOTX0
11	Н	P13_7 / PPG2 / CKOT0
12	N	P04_4 / PPG3 / SDA0
13	N	P04_5 / PPG4 / SCL0
14	I	P06_0 / AN0 / IN2_R / SCK5
15	K	P06_1 / AN1 / IN3_R / SOT5
16	I	P06_2 / AN2 / INT5 / SIN5
17	K	P06_3 / AN3 / FRCK0
18	K	P06_4 / AN4 / IN0 / TTG0 / TTG4
19	K	P06_5 / AN5 / IN1 / TTG1 / TTG5
20	K	P06_6 / AN6 / TIN1 / IN4_R
21	K	P06_7 / AN7 / TOT1 / IN5_R
22	Supply	AVcc
23	G	AVRH
24	G	AVRL
25	Supply	AVss
26	K	P05_0 / AN8
27	K	P05_1 / AN9
28	K	P05_2 / AN10 / OUT2 / SGO1
29	K	P05_3 / AN11 / OUT3 / SGA1
30	Supply	Vcc
31	Supply	Vss
32	K	P05_4 / AN12 / INT2_R / WOT_R
33	K	P05_5 / AN13
34	K	P05_6 / AN14 / TIN2 / SGO1_R
35	K	P05_7 / AN15 / TOT2 / SGA1_R
36	R	P08_0 / PWM1P0 / AN16
37	R	P08_1 / PWM1M0 / AN17
38	R	P08_2 / PWM2P0 / AN18
39	R	P08_3 / PWM2M0 / AN19
40	R	P08_4 / PWM1P1 / AN20


12


Pin no.	I/O circuit type*	Pin name	
41	Supply	DVcc	
42	Supply	DVss	
43	R	P08_5 / PWM1M1 / AN21	
44	R	P08_6 / PWM2P1 / AN22 / PPG6_B	
45	R	P08_7 / PWM2M1 / AN23 / PPG7_B	
46	R	P09_0 / PWM1P2 / AN24	
47	R	P09_1 / PWM1M2 / AN25	
48	R	P09_2 / PWM2P2 / AN26	
49	R	P09_3 / PWM2M2 / AN27	
50	T	P09_4 / PWM1P3 / PPG12	
51	Т	P09_5 / PWM1M3 / PPG13	
52	Т	P09_6 / PWM2P3 / PPG14	
53	Supply	DVcc	
54	Supply	DVss	
55	Т	P09_7 / PWM2M3 / PPG15	
56	S	P10_0 / PWM1P4 / SIN2 / TIN3 / INT11 / AN28	
57	R	P10_1 / PWM1M4 / SOT2 / TOT3 / AN29	
58	S	P10_2 / PWM2P4 / SCK2 / PPG6 / AN30	
59	R	P10_3 / PWM2M4 / PPG7 / AN31	
60	Supply	Vcc	
61	Supply	Vss	
62	0	DEBUG I/F	
63	Н	P17_0	
64	С	MD	
65	A	X0	
66	A	X1	
67	Supply	Vss	
68	В	P04_0 / X0A	
69	В	P04_1 / X1A	
70	С	RSTX	
71	J	P11_0 / COM0	
72	J	P11_1 / COM1 / PPG0_R	
73	J	P11_2 / COM2 / PPG1_R	
74	J	P11_3 / COM3 / PPG2_R	
75	J	P11_4 / SEG0 / PPG3_R	
76	J	P11_5 / SEG1 / PPG4_R	
77	J	P11_6 / SEG2 / FRCK0_R	
78	J	P11_7 / SEG3 / IN0_R	
79	J	P12_0 / SEG4 / IN1_R	
80	Н	P12_1 / TIN1_R / PPG0_B	

Pin no.	I/O circuit type*	Pin name	
81	Н	P12_2 / TOT1_R / PPG1_B	
82	J	P12_3 / SEG7 / OUT2_R	
83	J	P12_4 / SEG8 / OUT3_R	
84	J	P12_5 / SEG9 / TIN2_R / PPG2_B	
85	J	P12_6 / SEG10 / TOT2_R / PPG3_B	
86	J	P12_7 / SEG11 / INT1_R	
87	J	P00_0 / SEG12 / INT3_R	
88	J	P00_1 / SEG13 / INT4_R	
89	J	P00_2 / SEG14 / INT5_R	
90	Supply	Vcc	
91	Supply	Vss	
92	J	P00_3 / SEG15 / INT6_R	
93	J	P00_4 / SEG16 / INT7_R	
94	J	P00_5 / SEG17 / IN6 / TTG2 / TTG6	
95	J	P00_6 / SEG18 / IN7 / TTG3 / TTG7	
96	J	P00_7 / SEG19 / SGO0 / INT14	
97	J	P01_0 / SEG20 / SGA0	
98	J	P01_1 / SEG21 / CKOT1 / OUT0	
99	J	P01_2 / SEG22 / CKOTX1 / OUT1 / INT15	
100	J	P01_3 / SEG23 / PPG5	
101	P	P01_4 / SEG24 / SIN4 / INT8	
102	J	P01_5 / SEG25 / SOT4	
103	P	P01_6 / SEG26 / SCK4 / TTG12	
104	J	P01_7 / SEG27 / CKOTX1_R / INT9 / TTG13	
105	J	P02_0 / SEG28 / CKOT1_R / INT10 / TTG14	
106	J	P02_1 / SEG29 / IN6_R / TTG15	
107	J	P02_2 / SEG30 / IN7_R / CKOT0_R / INT12	
108	J	P02_3 / SEG31 / SGO0_R / PPG12_B	
109	J	P02_4 / SEG32 / SGA0_R / PPG13_B	
110	P	P02_5 / SEG33 / OUT0_R / INT13 / SIN5_R	
111	J	P02_6 / SEG34 / OUT1_R	
112	J	P02_7 / SEG35 / PPG5_R	
113	L	P03_0 / V0 / SEG36 / PPG4_B	
114	L	P03_1 / V1 / SEG37 / PPG5_B	
115	L	P03_2 / V2 / SEG38 / PPG14_B / SOT5_R	
116	Q	P03_3 / V3 / SEG39 / PPG15_B / SCK5_R	
117	M	P03_4 / RX0 / INT4	
118	Н	P03_5 / TX0	
119	Н	P03_6 / INT0 / NMI	
120	Supply	Vcc	

^{*:} See "■ I/O CIRCUIT TYPE" for details on the I/O circuit types.


■ I/O CIRCUIT TYPE






16

Туре	Circuit	Remarks
F	P-ch N-ch	Power supply input protection circuit
G	P-ch N-ch	A/D converter ref+ (AVRH)/ ref- (AVRL) power supply input pin with protection circuit Without protection circuit against V _{CC} for pins AVRH/AVRL
Н	Pull-up control P-ch P-ch Pout N-ch Nout Automotive input for input shutdown	 CMOS level output (I_{OL} = 4mA, I_{OH} = -4mA) Automotive input with input shutdown function Programmable pull-up resistor
I	Pull-up control P-ch P-ch Nout Nout Hysteresis input for input shutdown Analog input	 CMOS level output (I_{OL} = 4mA, I_{OH} = -4mA) CMOS hysteresis input with input shutdown function Programmable pull-up resistor Analog input



Туре	Circuit	Remarks
M	Pull-up control P-ch P-ch Pout Nout Nout Hysteresis input Standby control for input shutdown	 CMOS level output (I_{OL} = 4mA, I_{OH} = -4mA) CMOS hysteresis input with input shutdown function Programmable pull-up resistor
N	Pull-up control P-ch P-ch Pout Nout* Hysteresis input Standby control for input shutdown	CMOS level output (I _{OL} = 3mA, I _{OH} = -3mA) CMOS hysteresis input with input shutdown function Programmable pull-up resistor N-channel transistor has slew rate control according to I ² C spec, irrespective of usage.
O	Standby control TTL input	 Open-drain I/O Output 25mA, Vcc = 2.7V TTL input



Type	Circuit	Remarks
S	Pull-up control	• CMOS level output (programmable $I_{OL} = 4mA$, $I_{OH} = -4mA$ and $I_{OL} = 30mA$, $I_{OH} = -30mA$)
	P-ch P-ch Pout	CMOS hysteresis input with input shutdown function Programmable pull-up / pull-down resistor
	N-ch N-ch Nout	Analog input
	Pull-down control	
	Standby control Hysteresis input for input shutdown	
	Analog input	
T	Pull-up control	• CMOS level output (programmable $I_{OL} = 4mA$, $I_{OH} = -4mA$ and $I_{OL} = 30mA$, $I_{OH} = -30mA$)
	P-ch P-ch Pout	 Automotive input with input shutdown function Programmable pull-up / pull-down resistor
	N-ch N-ch Nout	
	Pull-down control	
	Standby control R Automotive input for input shutdown	

■ MEMORY MAP

FF:FFFF _H DE:0000 _H	USER ROM*1
DD:FFFF _H	Reserved
0F:C000 _H	Boot-ROM
0E:9000 _H	Peripheral
01:0000 _H	Reserved
00:8000 _Н	ROM/RAM MIRROR
RAMSTART0*2	Internal RAM bank0
00:0C00 _H	Reserved
00:0380 _H	Peripheral
00:0180 _H	GPR*3
00:0100 _H	DMA
00:00F0 _H	Reserved
00:0000 _H	Peripheral

^{*1:} For details about USER ROM area, see "■USER ROM MEMORY MAP FOR FLASH DEVICES" on the following pages.

The DMA area is only available if the device contains the corresponding resource.

The available RAM and ROM area depends on the device.

^{*2:} For RAMSTART addresses, see the table on the next page.

^{*3:} Unused GPR banks can be used as RAM area. GPR: General-Purpose Register

■ RAMSTART ADDRESSES

Devices	Bank 0 RAM size	RAMSTART0
MB96F6A5	8KB	00:6200 _н
MB96F6A6	16KB	$00:4200_{\rm H}$

■ USER ROM MEMORY MAP FOR FLASH DEVICES

		MB96F6A5	MB96F6A6	
CPU mode address	Flash memory mode address	Flash size 128.5KB + 32KB	Flash size 256.5KB + 32KB	
FF:FFFF _H FF:0000 _H	3F:FFFF _H 3F:0000 _H	SA39 - 64KB	SA39 - 64KB	
FE:FFFF _H FE:0000 _H	3E:FFFF _H 3E:0000 _H	SA38 - 64KB	SA38 - 64KB	
FD:FFFF _H FD:0000 _H	3D:FFFF _H 3D:0000 _H		SA37 - 64KB	Bank A of Flash A
FC:FFFF _H FC:0000 _H	3C:FFFF _H 3C:0000 _H		SA36 - 64KB	
DF:A000 _H DF:9FFF _H	1F:9FFF _H	Reserved	Reserved	
DF:8000 _H	1F:8000 _H	SA4 - 8KB	SA4 - 8KB	
DF:7FFF _H DF:6000 _H	1F:7FFF _H 1F:6000 _H	SA3 - 8KB	SA3 - 8KB	Bank B of Flash A
DF:5FFF _H DF:4000 _H	1F:5FFF _H 1F:4000 _H	SA2 - 8KB	SA2 - 8KB	Bank B of Flash A
DF:3FFF _H DF:2000 _H	1F:3FFF _H 1F:2000 _H	SA1 - 8KB	SA1 - 8KB	
11	1F:1FFF _H	SAS - 512B	SAS - 512B*	Bank A of Flash A
DF:1FFF _H DF:0000 _H	1F:0000 _H	1		

^{*:} Physical address area of SAS-512B is from DF:0000 $_{\rm H}$ to DF:01FF $_{\rm H}$. Others (from DF:0200 $_{\rm H}$ to DF:1FFF $_{\rm H}$) is mirror area of SAS-512B. Sector SAS contains the ROM configuration block RCBA at CPU address DF:0000 $_{\rm H}$ -DF:01FF $_{\rm H}$. SAS can not be used for E 2 PROM emulation.

■ SERIAL PROGRAMMING COMMUNICATION INTERFACE

USART pins for Flash serial programming (MD = 0, DEBUG I/F = 0, Serial Communication mode)

MB966A0					
Pin Number	Normal Function				
8		SIN0			
9	USART0	SOT0			
10		SCK0			
3		SIN1			
4	USART1	SOT1			
5		SCK1			
56	USART2	SIN2			
57		SOT2			
58		SCK2			
101		SIN4			
102	USART4	SOT4			
103		SCK4			

■ INTERRUPT VECTOR TABLE

	■ INTERRUPT VECTOR TABLE						
Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description		
0	3FC _H	CALLV0	No	-	CALLV instruction		
1	3F8 _H	CALLV1	No	-	CALLV instruction		
2	3F4 _H	CALLV2	No	-	CALLV instruction		
3	3F0 _H	CALLV3	No	-	CALLV instruction		
4	3EC _H	CALLV4	No	-	CALLV instruction		
5	3E8 _H	CALLV5	No	-	CALLV instruction		
6	3E4 _H	CALLV6	No	-	CALLV instruction		
7	3E0 _H	CALLV7	No	-	CALLV instruction		
8	3DC _H	RESET	No	-	Reset vector		
9	3D8 _H	INT9	No	-	INT9 instruction		
10	3D4 _H	EXCEPTION	No	-	Undefined instruction execution		
11	$3D0_{H}$	NMI	No	-	Non-Maskable Interrupt		
12	3CC _H	DLY	No	12	Delayed Interrupt		
13	3C8 _H	RC TIMER	No	13	RC Clock Timer		
14	3C4 _H	MC TIMER	No	14	Main Clock Timer		
15	3C0 _H	SC TIMER	No	15	Sub Clock Timer		
16	3BC _H	LVDI	No	16	Low Voltage Detector		
17	3B8 _H	EXTINT0	Yes	17	External Interrupt 0		
18	3B4 _H	EXTINT1	Yes	18	External Interrupt 1		
19	3B0 _H	EXTINT2	Yes	19	External Interrupt 2		
20	3AC _H	EXTINT3	Yes	20	External Interrupt 3		
21	3A8 _H	EXTINT4	Yes	21	External Interrupt 4		
22	3A4 _H	EXTINT5	Yes	22	External Interrupt 5		
23	3A0 _H	EXTINT6	Yes	23	External Interrupt 6		
24	39C _H	EXTINT7	Yes	24	External Interrupt 7		
25	398 _H	EXTINT8	Yes	25	External Interrupt 8		
26	394 _H	EXTINT9	Yes	26	External Interrupt 9		
27	390 _H	EXTINT10	Yes	27	External Interrupt 10		
28	38C _H	EXTINT11	Yes	28	External Interrupt 11		
29	388 _H	EXTINT12	Yes	29	External Interrupt 12		
30	384 _H	EXTINT13	Yes	30	External Interrupt 13		
31	380 _H	EXTINT14	Yes	31	External Interrupt 14		
32	37C _H	EXTINT15	Yes	32	External Interrupt 15		
33	378 _H	CAN0	No	33	CAN Controller 0		
34	374 _H	-	-	34	Reserved		
35	370 _H	-	-	35	Reserved		
36	36C _H	-	-	36	Reserved		
37	368 _H	_	_	37	Reserved		
38	364 _H	PPG0	Yes	38	Programmable Pulse Generator 0		
39	360 _H	PPG1	Yes	39	Programmable Pulse Generator 1		
40	35C _H	PPG2	Yes	40	Programmable Pulse Generator 2		

26

Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description
41	358 _H	PPG3	Yes	41	Programmable Pulse Generator 3
42	354 _H	PPG4	Yes	42	Programmable Pulse Generator 4
43	$350_{\rm H}$	PPG5	Yes	43	Programmable Pulse Generator 5
44	34C _H	PPG6	Yes	44	Programmable Pulse Generator 6
45	348 _H	PPG7	Yes	45	Programmable Pulse Generator 7
46	344 _H	-	-	46	Reserved
47	340_{H}	-	-	47	Reserved
48	33C _H	-	-	48	Reserved
49	338 _H	-	-	49	Reserved
50	334 _H	PPG12	Yes	50	Programmable Pulse Generator 12
51	330_{H}	PPG13	Yes	51	Programmable Pulse Generator 13
52	32C _H	PPG14	Yes	52	Programmable Pulse Generator 14
53	328 _H	PPG15	Yes	53	Programmable Pulse Generator 15
54	324 _H	-	-	54	Reserved
55	320_{H}	-	-	55	Reserved
56	31C _H	-	-	56	Reserved
57	318 _H	-	-	57	Reserved
58	314 _H	RLT0	Yes	58	Reload Timer 0
59	310 _H	RLT1	Yes	59	Reload Timer 1
60	30C _H	RLT2	Yes	60	Reload Timer 2
61	308 _H	RLT3	Yes	61	Reload Timer 3
62	304 _H	-	-	62	Reserved
63	$300_{ m H}$	-	-	63	Reserved
64	2FC _H	RLT6	Yes	64	Reload Timer 6
65	2F8 _H	ICU0	Yes	65	Input Capture Unit 0
66	2F4 _H	ICU1	Yes	66	Input Capture Unit 1
67	$2\mathrm{F0}_\mathrm{H}$	ICU2	Yes	67	Input Capture Unit 2
68	2EC _H	ICU3	Yes	68	Input Capture Unit 3
69	2E8 _H	ICU4	Yes	69	Input Capture Unit 4
70	2E4 _H	ICU5	Yes	70	Input Capture Unit 5
71	$2E0_{H}$	ICU6	Yes	71	Input Capture Unit 6
72	$2DC_{H}$	ICU7	Yes	72	Input Capture Unit 7
73	2D8 _H	-	-	73	Reserved
74	2D4 _H	-	-	74	Reserved
75	$2D0_{H}$	-	-	75	Reserved
76	2CC _H	-	-	76	Reserved
77	2C8 _H	OCU0	Yes	77	Output Compare Unit 0
78	2C4 _H	OCU1	Yes	78	Output Compare Unit 1
79	2C0 _H	OCU2	Yes	79	Output Compare Unit 2
80	2BC _H	OCU3	Yes	80	Output Compare Unit 3

Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description
81	2B8 _H	-	-	81	Reserved
82	$2\mathrm{B4}_\mathrm{H}$	-	-	82	Reserved
83	$2\mathrm{B0_H}$	-	-	83	Reserved
84	$2AC_{H}$	-	-	84	Reserved
85	$2A8_{\mathrm{H}}$	-	-	85	Reserved
86	$2A4_{H}$	-	-	86	Reserved
87	$2A0_{H}$	-	-	87	Reserved
88	29C _H	-	-	88	Reserved
89	298 _H	FRT0	Yes	89	Free-Running Timer 0
90	294 _H	FRT1	Yes	90	Free-Running Timer 1
91	290_{H}	-	-	91	Reserved
92	28C _H	-	-	92	Reserved
93	288 _H	RTC0	No	93	Real Time Clock
94	284 _H	CAL0	No	94	Clock Calibration Unit
95	280_{H}	SG0	No	95	Sound Generator 0
96	27C _H	IIC0	Yes	96	I ² C interface 0
97	278 _H	-	-	97	Reserved
98	274 _H	ADC0	Yes	98	A/D Converter 0
99	270_{H}	-	-	99	Reserved
100	26C _H	-	-	100	Reserved
101	268 _H	LINR0	Yes	101	LIN USART 0 RX
102	264 _H	LINT0	Yes	102	LIN USART 0 TX
103	260_{H}	LINR1	Yes	103	LIN USART 1 RX
104	25C _H	LINT1	Yes	104	LIN USART 1 TX
105	258 _H	LINR2	Yes	105	LIN USART 2 RX
106	254 _H	LINT2	Yes	106	LIN USART 2 TX
107	250_{H}	-	-	107	Reserved
108	24C _H	-	-	108	Reserved
109	248 _H	LINR4	Yes	109	LIN USART 4 RX
110	244 _H	LINT4	Yes	110	LIN USART 4 TX
111	240_{H}	LINR5	Yes	111	LIN USART 5 RX
112	23C _H	LINT5	Yes	112	LIN USART 5 TX
113	238 _H	-	-	113	Reserved
114	$234_{\rm H}$	-	-	114	Reserved
115	230_{H}	-	-	115	Reserved
116	22C _H	-	-	116	Reserved
117	228 _H	-	-	117	Reserved
118	224 _H	-	-	118	Reserved
119	220_{H}	-	-	119	Reserved
120	21C _H	-	=	120	Reserved

Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description
121	218 _H	SG1	No	121	Sound Generator 1
122	214 _H	-	-	122	Reserved
123	$210_{\rm H}$	-	-	123	Reserved
124	$20C_{\mathrm{H}}$	-	-	124	Reserved
125	208 _H	-	-	125	Reserved
126	204 _H	-	-	126	Reserved
127	200_{H}	-	-	127	Reserved
128	1FC _H	-	-	128	Reserved
129	1F8 _H	-	-	129	Reserved
130	1F4 _H	-	-	130	Reserved
131	1F0 _H	-	-	131	Reserved
132	1EC _H	-	-	132	Reserved
133	1E8 _H	FLASHA	Yes	133	Flash memory A interrupt
134	1E4 _H	-	-	134	Reserved
135	$1E0_{H}$	-	-	135	Reserved
136	1DC _H	-	-	136	Reserved
137	$1D8_{H}$	-	-	137	Reserved
138	1D4 _H	-	-	138	Reserved
139	$1D0_{H}$	ADCRC0	No	139	A/D Converter 0 - Range Comparator
140	1CC _H	ADCPD0	No	140	A/D Converter 0 - Pulse detection
141	1C8 _H	-	-	141	Reserved
142	1C4 _H	-	-	142	Reserved
143	1C0 _H	-	-	143	Reserved

Code: DS00-00004-1Ea

■ HANDLING PRECAUTIONS

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your FUJITSU SEMICONDUCTOR semiconductor devices.

1. Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

(1) Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

(2) Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device.

Therefore, avoid this type of connection.

(3) Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

· Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- (1) Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- (2) Be sure that abnormal current flows do not occur during the power-on sequence.

· Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

· Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Precautions Related to Usage of Devices

FUJITSU SEMICONDUCTOR semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

2. Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under FUJITSU SEMICONDUCTOR's recommended conditions. For detailed information about mount conditions, contact your sales representative.

· Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to FUJITSU SEMICONDUCTOR recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. FUJITSU SEMICONDUCTOR recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with FUJITSU SEMICONDUCTOR ranking of recommended conditions.

Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

· Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- (1) Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- (2) Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.

 When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- (3) When necessary, FUJITSU SEMICONDUCTOR packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- (4) Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the FUJITSU SEMICONDUCTOR recommended conditions for baking.

Condition: 125°C/24 h

Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- (1) Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- (2) Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- (3) Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 M Ω). Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- (4) Ground all fixtures and instruments, or protect with anti-static measures.
- (5) Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

3. Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

(1) Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

(2) Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

(3) Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

(4) Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

(5) Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases. Customers considering the use of FUJITSU SEMICONDUCTOR products in other special environmental conditions should consult with sales representatives.

Please check the latest handling precautions at the following URL. http://edevice.fujitsu.com/fj/handling-e.pdf

■ HANDLING DEVICES

Special care is required for the following when handling the device:

- Latch-up prevention
- Unused pins handling
- External clock usage
- Notes on PLL clock mode operation
- Power supply pins (Vcc/Vss)
- Crystal oscillator and ceramic resonator circuit
- Turn on sequence of power supply to A/D converter and analog inputs
- Pin handling when not using the A/D converter
- Notes on Power-on
- Stabilization of power supply voltage
- SMC power supply pins
- Serial communication
- Mode Pin (MD)

1. Latch-up prevention

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than V_{CC} or lower than V_{SS} is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between Vcc pins and Vss pins.
- The AV_{CC} power supply is applied before the V_{CC} voltage.

Latch-up may increase the power supply current dramatically, causing thermal damages to the device. For the same reason, extra care is required to not let the analog power-supply voltage (AV_{CC} , AVRH) exceed the digital power-supply voltage.

2. Unused pins handling

Unused input pins can be left open when the input is disabled (corresponding bit of Port Input Enable register PIER = 0).

Leaving unused input pins open when the input is enabled may result in misbehavior and possible permanent damage of the device. To prevent latch-up, they must therefore be pulled up or pulled down through resistors which should be more than $2k\Omega$.


Unused bidirectional pins can be set either to the output state and be then left open, or to the input state with either input disabled or external pull-up/pull-down resistor as described above.

3. External clock usage

The permitted frequency range of an external clock depends on the oscillator type and configuration. See AC Characteristics for detailed modes and frequency limits. Single and opposite phase external clocks must be connected as follows:

(1) Single phase external clock for Main oscillator

When using a single phase external clock for the Main oscillator, X0 pin must be driven and X1 pin left open. And supply 1.8V power to the external clock.




(2) Single phase external clock for Sub oscillator

When using a single phase external clock for the Sub oscillator, "External clock mode" must be selected and X0A/P04_0 pin must be driven. X1A/P04_1 pin can be configured as GPIO.

(3) Opposite phase external clock

When using an opposite phase external clock, X1 (X1A) pins must be supplied with a clock signal which has the opposite phase to the X0 (X0A) pins. Supply level on X0 and X1 pins must be 1.8V.



4. Notes on PLL clock mode operation

If the microcontroller is operated with PLL clock mode and no external oscillator is operating or no external clock is supplied, the microcontroller attempts to work with the free oscillating PLL. Performance of this operation, however, cannot be guaranteed.

5. Power supply pins (Vcc/Vss)

It is required that all V_{CC} -level as well as all V_{SS} -level power supply pins are at the same potential. If there is more than one V_{CC} or V_{SS} level, the device may operate incorrectly or be damaged even within the guaranteed operating range.

Vcc and Vss pins must be connected to the device from the power supply with lowest possible impedance. The smoothing capacitor at Vcc pin must use the one of a capacity value that is larger than Cs.

Besides this, as a measure against power supply noise, it is required to connect a bypass capacitor of about $0.1\mu F$ between Vcc and Vss pins as close as possible to Vcc and Vss pins.

6. Crystal oscillator and ceramic resonator circuit

Noise at X0, X1 pins or X0A, X1A pins might cause abnormal operation. It is required to provide bypass capacitors with shortest possible distance to X0, X1 pins and X0A, X1A pins, crystal oscillator (or ceramic resonator) and ground lines, and, to the utmost effort, that the lines of oscillation circuit do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board art work surrounding X0, X1 pins and X0A, X1A pins with a ground area for stabilizing the operation.

It is highly recommended to evaluate the quartz/MCU or resonator/MCU system at the quartz or resonator manufacturer, especially when using low-Q resonators at higher frequencies.

7. Turn on sequence of power supply to A/D converter and analog inputs

It is required to turn the A/D converter power supply (AV_{CC}, AVRH, AVRL) and analog inputs (ANn) on after turning the digital power supply (V_{CC}) on.

It is also required to turn the digital power off after turning the A/D converter supply and analog inputs off. In this case, AVRH must not exceed AV_{CC} . Input voltage for ports shared with analog input ports also must not exceed AV_{CC} (turning the analog and digital power supplies simultaneously on or off is acceptable).

8. Pin handling when not using the A/D converter

If the A/D converter is not used, the power supply pins for A/D converter should be connected such as $AV_{CC} = V_{CC}$, $AV_{SS} = AVRH = AVRL = V_{SS}$.

9. Notes on Power-on

To prevent malfunction of the internal voltage regulator, supply voltage profile while turning the power supply on should be slower than 50µs from 0.2V to 2.7V.

10. Stabilization of power supply voltage

If the power supply voltage varies acutely even within the operation safety range of the V_{CC} power supply voltage, a malfunction may occur. The V_{CC} power supply voltage must therefore be stabilized. As stabilization guidelines, the power supply voltage must be stabilized in such a way that V_{CC} ripple fluctuations (peak to peak value) in the commercial frequencies (50Hz to 60Hz) fall within 10% of the standard V_{CC} power supply voltage and the transient fluctuation rate becomes $0.1V/\mu s$ or less in instantaneous fluctuation for power supply switching.

11. SMC power supply pins

All DVcc /DVss pins must be set to the same level as the Vcc /Vss pins.

Note that the SMC I/O pin state is undefined if DV_{CC} is powered on and V_{CC} is below 3V. To avoid this, V_{CC} must always be powered on before DV_{CC} .

DVcc/DVss must be applied when using SMC I/O pin as GPIO.

12. Serial communication

There is a possibility to receive wrong data due to noise or other causes on the serial communication. Therefore, design a printed circuit board so as to avoid noise.

Consider receiving of wrong data when designing the system. For example apply a checksum and retransmit the data if an error occurs.

13. Mode Pin (MD)

Connect the mode pin directly to Vcc or Vss pin. To prevent the device unintentionally entering test mode due to noise, lay out the printed circuit board so as to minimize the distance from the mode pin to Vcc or Vss pin and provide a low-impedance connection.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings


Davamatan	Curahal	Condition	Ra	ting	I I to did	Damanica
Parameter	Symbol	Condition	Min	Max	Unit	Remarks
Power supply voltage*1	V _{CC}	-	V _{SS} - 0.3	$V_{SS} + 6.0$	V	
Analog power supply voltage*1	AV_{CC}	-	V_{SS} - 0.3	$V_{SS} + 6.0$	V	$V_{CC} = AV_{CC}^{*2}$
Analog reference voltage*1	AVRH, AVRL	-	V _{SS} - 0.3	$V_{SS} + 6.0$	V	$AV_{CC} \ge AVRH$, $AV_{CC} \ge AVRL$, AVRH > AVRL, $AVRL \ge AV_{SS}$
SMC Power supply*1	DV _{CC}	-	V _{SS} - 0.3	$V_{SS} + 6.0$	V	$V_{CC} = AV_{CC} = DV_{CC}^{*2}$
LCD power supply voltage*1	V0 to V3	-	V _{SS} - 0.3	$V_{SS} + 6.0$	V	V0 to V3 must not exceed V _{CC}
Input voltage*1	V _I	-	V _{SS} - 0.3	$V_{SS} + 6.0$	V	$V_{\rm I} \le (D)V_{\rm CC} + 0.3V^{*3}$
Output voltage*1	V_{O}	=	V_{SS} - 0.3	$V_{SS} + 6.0$	V	$V_{\rm O} \le (D)V_{\rm CC} + 0.3V^{*3}$
Maximum Clamp Current	I _{CLAMP}	-	-4.0	+4.0	mA	Applicable to general purpose I/O pins *4
Total Maximum Clamp Current	$\Sigma I_{CLAMP} $	-	-	32	mA	Applicable to general purpose I/O pins *4
	I_{OL}	-	-	15	mA	Normal port
"L" level maximum		$T_A = -40$ °C	-	52	mA	
output current	I_{OLSMC}	$T_A = +25$ °C	-	39	mA	High current port
output current	TOLSMC	$T_A = +85$ °C	-	32	mA	riigii current port
		$T_A = +105^{\circ}C$	-	30	mA	
	I_{OLAV}	-	-	4	mA	Normal port
"L" level average		$T_A = -40$ °C	=	40	mA	
output current	I _{OLAVSMC}	$T_A = +25$ °C	=	30	mA	High current port
	*OLAV SIVIC	$T_A = +85$ °C	-	25	mA	riigii carrent port
		$T_A = +105^{\circ}C$	-	23	mA	
"L" level maximum	ΣI_{OL}	-	-	62	mA	Normal port
overall output current	ΣI_{OLSMC}	-	-	300	mA	High current port
"L" level average	ΣI_{OLAV}	-	-	31	mA	Normal port
overall output current	$\Sigma I_{OLAVSMC}$	-	-	210	mA	High current port
	I_{OH}	-	=	-15	mA	Normal port
"H" level maximum		$T_A = -40$ °C	=	-52	mA	
output current	I_{OHSMC}	$T_A = +25$ °C	-	-39	mA	High current port
output vuiiviit	20HSMC	$T_A = +85$ °C	-	-32	mA	riigii carrent port
		$T_A = +105^{\circ}C$	-	-30	mA	
	I _{OHAV}	-	-	-4	mA	Normal port
"H" level average		$T_A = -40^{\circ}C$	-	-40	mA	
output current	I _{OHAVSMC}	$T_A = +25$ °C	-	-30	mA	High current port
1	OTHER SIVIC	$T_A = +85^{\circ}C$	-	-25	mA	5
HTTH 1 1 '	57 -	$T_A = +105^{\circ}C$	-	-23	mA	27 1
"H" level maximum	ΣI_{OH}	-	-	-62	mA	Normal port
overall output current	ΣI_{OHSMC}	-	-	-300	mA	High current port
"H" level average	ΣI_{OHAV}	-	=	-31	mA	Normal port
overall output current	$\Sigma I_{OHAVSMC}$	-	-	-210	mA	High current port

Doromotor	Cumbal	Symbol Condition Rating		Linit	Domarka	
Parameter	Symbol	Condition	Min	Max	Unit	Remarks
Power consumption*5	P_{D}	$T_A = +105^{\circ}C$	-	357 ^{*6}	mW	
Operating ambient temperature	T_{A}	-	-40	+105	°C	
Storage temperature	T_{STG}	-	-55	+150	°C	

^{*1:} This parameter is based on $V_{SS} = AV_{SS} = DV_{SS} = 0V$.

- *2: AV_{CC} and V_{CC} and DV_{CC} must be set to the same voltage. It is required that AV_{CC} does not exceed V_{CC} , DV_{CC} and that the voltage at the analog inputs does not exceed AV_{CC} when the power is switched on.
- *3: V_I and V_O should not exceed V_{CC} + 0.3V. V_I should also not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_I rating. Input/Output voltages of high current ports depend on DV_{CC}. Input/Output voltages of standard ports depend on V_{CC}.
- *4: Applicable to all general purpose I/O pins (Pnn_m).
 - Use within recommended operating conditions.
 - Use at DC voltage (current).
 - The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the V_{CC} pin, and this may affect other devices.
 - Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0V), the power supply is provided from the pins, so that incomplete operation may result.
 - Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset.
 - The DEBUG I/F pin has only a protective diode against V_{SS}. Hence it is only permitted to input a negative clamping current (4mA). For protection against positive input voltages, use an external clamping diode which limits the input voltage to maximum 6.0V.

• Sample recommended circuits:



*5: The maximum permitted power dissipation depends on the ambient temperature, the air flow velocity and the thermal conductance of the package on the PCB.

The actual power dissipation depends on the customer application and can be calculated as follows:

$$P_{D} = P_{IO} + P_{INT}$$

 $P_{IO} = \Sigma (V_{OL} \times I_{OL} + V_{OH} \times I_{OH})$ (I/O load power dissipation, sum is performed on all I/O ports)

 $P_{INT} = V_{CC} \times (I_{CC} + I_A)$ (internal power dissipation)

 I_{CC} is the total core current consumption into V_{CC} as described in the "DC characteristics" and depends on the selected operation mode and clock frequency and the usage of functions like Flash programming.

 I_A is the analog current consumption into AV_{CC} .

*6: Worst case value for a package mounted on single layer PCB at specified T_A without air flow.

<WARNING>

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

 $(V_{SS} = AV_{SS} = DV_{SS} = 0V)$

Parameter	Symbol		Value		Unit	Remarks
Parameter	Symbol	Min	Тур	Max	Ullit	Remarks
Power supply	V _{CC} ,	2.7	-	5.5	V	
voltage	AV_{CC} , DV_{CC}	2.0	-	5.5	V	Maintains RAM data in stop mode
Smoothing capacitor at C pin	C_{S}	0.5	1.0 to 3.9	4.7	μF	$1.0\mu F$ (Allowance within \pm 50%) $3.9\mu F$ (Allowance within \pm 20%) Please use the ceramic capacitor or the capacitor of the frequency response of this level. The smoothing capacitor at V_{CC} must use the one of a capacity value that is larger than C_S .

<WARNING>

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

3. DC Characteristics

(1) Current Rating

Parameter	Symbol	Pin	$\frac{\mathbf{V}_{CC} - \mathbf{D} \mathbf{V}_{CC} - 2.7 \mathbf{V} \cdot \mathbf{I} \cdot 0 \cdot \mathbf{3.5 \mathbf{V}}, \mathbf{V}_{S}}{\mathbf{Conditions}}$		Value		Unit	Remarks																				
Parameter	Symbol	name		Min	Тур	Max	Offic	Remarks																				
			PLL Run mode with $CLKS1/2 = CLKB = CLKP1/2 = 32MHz$	-	28	-	mA	$T_A = +25$ °C																				
	I _{CCPLL}		Flash 0 wait (CLKRC and CLKSC	-	-	38	mA	$T_A = +105$ °C																				
			stopped) Main Run mode with CLKS1/2 = CLKB = CLKP1/2 = 4MHz	-	3.5	-	mA	$T_A = +25$ °C																				
	I _{CCMAIN}		Flash 0 wait (CLKPLL, CLKSC and CLKRC stopped)	-	-	8	mA	$T_A = +105^{\circ}C$																				
Power supply	ı		RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 2MHz	-	1.8	1	mA	$T_A = +25$ °C																				
current in Run modes ^{*1}	I _{CCRCH}	Vcc	Flash 0 wait (CLKMC, CLKPLL and CLKSC stopped)	-	-	6	mA	$T_A = +105^{\circ}C$																				
	$ m I_{CCRCL}$		RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 100kHz	-	0.16	-	mA	$T_A = +25$ °C																				
	-CCRCL																			_	_	_	Flash 0 wait (CLKMC, CLKPLL and CLKSC stopped)	-	-	3.5	mA	$T_A = +105$ °C
	ī		Sub Run mode with $CLKS1/2 = CLKB = CLKP1/2 = 32kHz$	-	0.1	-	mA	$T_A = +25$ °C																				
	I _{CCSUB}		Flash 0 wait (CLKMC, CLKPLL and CLKRC stopped)	-	-	3.3	mA	$T_A = +105$ °C																				

		Pin	0 1141		Value			
Parameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks
	$ m I_{CCSPLL}$		PLL Sleep mode with CLKS1/2 = CLKP1/2 = 32MHz	-	9.5	-	mA	$T_A = +25$ °C
	CCSI EE		(CLKRC and CLKSC stopped)	-	-	15	mA	$T_A = +105$ °C
	ī		Main Sleep mode with CLKS1/2 = CLKP1/2 = 4MHz,	-	1.1	-	mA	$T_A = +25$ °C
	$I_{CCSMAIN}$		SMCR:LPMSS = 0 (CLKPLL, CLKRC and CLKSC stopped)	-	-	4.7	mA	$T_A = +105^{\circ}C$
Power supply current in	${ m I}_{ m CCSRCH}$		RC Sleep mode with CLKS1/2 = CLKP1/2 = CLKRC = 2MHz,	-	0.6	-	mA	$T_A = +25$ °C
Sleep modes*1	¹ CCSRCH		SMCR:LPMSS = 0 (CLKMC, CLKPLL and CLKSC stopped)	-	-	4.1	mA	$T_A = +105^{\circ}C$
	I		RC Sleep mode with CLKS1/2 = CLKP1/2 = CLKRC = 100kHz	-	0.07	-	mA	$T_A = +25$ °C
	I _{CCSRCL}		(CLKMC, CLKPLL and CLKSC stopped)	-	-	2.9	mA	$T_A = +105$ °C
	$ m I_{CCSSUB}$		Sub Sleep mode with CLKS1/2 = CLKP1/2 = 32kHz,	-	0.04	-	mA	$T_A = +25$ °C
		Vcc	(CLKMC, CLKPLL and CLKRC stopped)	-	-	2.7	mA	$T_A = +105^{\circ}C$
	I		PLL Timer mode with CLKPLL = 32MHz	-	1800	2250	μΑ	$T_A = +25$ °C
	I _{CCTPLL}		(CLKRC and CLKSC stopped)	-	-	3220	μΑ	$T_A = +105^{\circ}C$
	т		Main Timer mode with CLKMC = 4MHz,	-	285	330	μΑ	$T_A = +25$ °C
	I _{CCTMAIN}		SMCR:LPMSS = 0 (CLKPLL, CLKRC and CLKSC stopped)	-	ı	1200	μΑ	$T_A = +105^{\circ}C$
Power supply current in	ī		RC Timer mode with CLKRC = 2MHz,	-	160	215	μΑ	$T_A = +25$ °C
Timer modes*2	I _{CCTRCH}		SMCR:LPMSS = 0 (CLKPLL, CLKMC and CLKSC stopped)	-	-	1110	μΑ	$T_A = +105^{\circ}C$
	$ m I_{CCTRCL}$		RC Timer mode with CLKRC = 100kHz	-	35	75	μΑ	$T_A = +25$ °C
	*CCTRCL		(CLKPLL, CLKMC and CLKSC stopped)	-	-	910	μΑ	$T_A = +105^{\circ}C$
	I_{CCTSUB}		Sub Timer mode with CLKSC = 32kHz	-	25	65	μΑ	$T_A = +25$ °C
	±CC180B		(CLKMC, CLKPLL and CLKRC stopped)	-	-	885	μΑ	$T_A = +105^{\circ}C$

Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks
Parameter	Symbol	name	name		Тур	Max	O III	Remarks
Power supply				-	20	60	μΑ	$T_A = +25$ °C
current in Stop mode*3	I_{CCH}		-	ı	-	880	μΑ	$T_A = +105$ °C
Flash Power Down current	$I_{\text{CCFLASHPD}}$		-	1	36	70	μΑ	
Power supply								
current	_	Vcc	Low voltage	-	5	=	μΑ	$T_A = +25$ °C
for active Low Voltage detector* ⁴	I_{CCLVD}		detector enabled	1	-	12.5	μΑ	$T_A = +105$ °C
Flash Write/	I _{CCFLASH}		_	1	12.5	-	mA	$T_A = +25$ °C
Erase current*5	-CCFLASH			-	-	20	mA	$T_A = +105$ °C

- *1: The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. See chapter "Standby mode and voltage regulator control circuit" of the Hardware Manual for further details about voltage regulator control. Current for "On Chip Debugger" part is not included. Power supply current in Run mode does not include Flash Write / Erase current.
- *2: The power supply current in Timer mode is the value when Flash is in Power-down / reset mode. When Flash is not in Power-down / reset mode, I_{CCFLASHPD} must be added to the Power supply current. The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. The current for "On Chip Debugger" part is not included.
- *3: The power supply current in Stop mode is the value when Flash is in Power-down / reset mode. When Flash is not in Power-down / reset mode, I_{CCFLASHPD} must be added to the Power supply current.
- *4: When low voltage detector is enabled, I_{CCLVD} must be added to Power supply current.
- *5: When Flash Write / Erase program is executed, I_{CCFLASH} must be added to Power supply current.

(2) Pin Characteristics

D	0							
Parameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks
	V	Port inputs	-	$V_{CC} \times 0.7$	-	V _{CC} + 0.3	V	CMOS Hysteresis input
	V_{IH}	Pnn_m	-	$V_{CC} \times 0.8$	-	V _{CC} + 0.3	V	AUTOMOTIVE Hysteresis input
"H" level	$V_{\rm IHX0S}$	X0	External clock in "Fast Clock Input mode"	$VD \times 0.8$	-	VD	V	VD=1.8V±0.15V
input voltage	V _{IHX0AS}	X0A	External clock in "Oscillation mode"	$V_{CC} \times 0.8$	-	V _{CC} + 0.3	V	
voltage	V_{IHR}	RSTX	-	$V_{CC} \times 0.8$	-	V _{CC} + 0.3	V	CMOS Hysteresis input
	$V_{\rm IHM}$	MD	-	V _{CC} - 0.3	-	V _{CC} + 0.3	V	CMOS Hysteresis input
	V_{IHD}	DEBUG I/F	-	2.0	ı	V _{CC} + 0.3	V	TTL Input
	V	Port inputs			-	$V_{CC} \times 0.3$	V	CMOS Hysteresis input
	$V_{ m IL}$	Pnn_m	-	V _{SS} - 0.3	-	$V_{CC} \times 0.5$	V	AUTOMOTIVE Hysteresis input
"L" level	V _{ILX0S}	X0	External clock in "Fast Clock Input mode"	V_{SS}	-	VD × 0.2	V	VD=1.8V±0.15V
input voltage	V _{ILX0AS}	X0A	External clock in "Oscillation mode"	V _{SS} - 0.3	-	$V_{CC} \times 0.2$	V	
voltage	V_{ILR}	RSTX	-	V _{SS} - 0.3	-	$V_{CC} \times 0.2$	V	CMOS Hysteresis input
	V _{ILM}	MD	-	V _{SS} - 0.3	-	V _{SS} + 0.3	V	CMOS Hysteresis input
	$V_{\rm ILD}$	DEBUG I/F	-	V _{SS} - 0.3	-	0.8	V	TTL Input

44

Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks
		name		Min	Тур	Max		
		1 m A	$4.5V \le (D)V_{CC} \le 5.5V$	(D)M				
	V_{OH4}	4mA type	$I_{OH} = -4mA$ 2.7V \le (D)V _{CC} \le 4.5V	(D)V _{CC} - 0.5	-	$(D)V_{CC}$	V	
		type	$I_{OH} = -1.5 \text{mA}$	0.5				
			$4.5V \le DV_{CC} \le 5.5V$					
			$I_{OH} = -52 \text{mA}$					T - 400C
			$2.7V \le DV_{CC} < 4.5V$					$T_A = -40^{\circ}C$
			$I_{OH} = -18 \text{mA}$					
			$4.5V \le DV_{CC} \le 5.5V$					
			$I_{OH} = -39 \text{mA}$					$T_A = +25^{\circ}C$
"H" level		High	$2.7V \le DV_{CC} < 4.5V$	DV				71
output	$V_{ m OH30}$	Drive	$I_{OH} = -16 \text{mA}$ $4.5 \text{V} \le D \text{V}_{CC} \le 5.5 \text{V}$	DV _{CC} - 0.5	-	$\mathrm{DV}_{\mathrm{CC}}$	V	
voltage		type*	$I_{OH} = -32 \text{mA}$	- 0.3				
			$2.7V \le DV_{CC} < 4.5V$					$T_A = +85$ °C
			$I_{OH} = -14.5 \text{mA}$					
			$4.5V \le DV_{CC} \le 5.5V$					
			$I_{OH} = -30 \text{mA}$					$T_A = +105$ °C
			$2.7V \le DV_{CC} < 4.5V$					1 _A = +103 C
			$I_{OH} = -14 \text{mA}$					
			$4.5V \le V_{CC} \le 5.5V$	**				
	Vous	V _{CC}	-	V_{CC}	V			
		type	$2.7V \le V_{CC} < 4.5V$ $I_{OH} = -1.5mA$	- 0.5				
			$4.5V \le (D)V_{CC} \le 5.5V$					
		4mA	$I_{OL} = +4mA$					
	V_{OL4}	type	$2.7V \le (D)V_{CC} < 4.5V$	-	-	0.4	V	
		31	$I_{OL} = +1.7 \text{mA}$					
			$4.5V \le DV_{CC} \le 5.5V$					
			$I_{OL} = +52 \text{mA}$					$T_A = -40$ °C
			$2.7V \le DV_{CC} < 4.5V$					TA TO C
			$I_{OL} = +22mA$					
			$4.5V \le DV_{CC} \le 5.5V$					
			$I_{OL} = +39 \text{mA}$ $2.7 \text{V} \le DV_{CC} < 4.5 \text{V}$					$T_A = +25$ °C
"L" level		High	$I_{OL} = +18\text{mA}$					
output	V_{OL30}	Drive *	$4.5V \le DV_{CC} \le 5.5V$	-	-	0.5	V	
voltage		type*	$I_{OL} = +32 \text{mA}$					
			$2.7V \le DV_{CC} < 4.5V$					$T_A = +85$ °C
			$I_{OL} = +14mA$					
			$4.5V \le DV_{CC} \le 5.5V$					
			$I_{OL} = +30 \text{mA}$					$T_A = +105$ °C
			$2.7V \le DV_{CC} < 4.5V$					TA TOO C
		2 m= A	$I_{OL} = +13.5 \text{mA}$					
	V_{OL3}	3mA	$2.7V \le V_{CC} < 5.5V$ $I_{OL} = +3mA$	-	-	0.4	V	
		type DEBUG	$V_{CC} = 2.7V$					
	V_{OLD}	I/F	$I_{OL} = +25 \text{mA}$	0	-	0.25	V	


Parameter	Symbol	Din nama	Conditions		Value		Unit	Remarks
Parameter	Syllibol	FIII Hallie	Conditions	Min	Тур	Max	Offic	Remarks
Input leak	${ m I}_{ m IL}$	Pnn_m	$\begin{aligned} &V_{SS} < V_I < V_{CC} \\ &AV_{SS}, AVRL < V_I < \\ &AV_{CC}, AVRH \end{aligned}$	- 1	-	+ 1	μА	Single port pin except high current output I/O for SMC
current	*IL	P08_m, P09_m, P10_m	$\begin{array}{l} DV_{SS} < V_{I} < DV_{CC} \\ AV_{SS}, AVRL < V_{I} < \\ AV_{CC}, AVRH \end{array}$	- 3	-	+ 3	μΑ	
Total LCD leak current	$\Sigma I_{ILCD} $	All SEG/ COM pin	$V_{CC} = 5.0V$	-	0.5	10	μΑ	Maximum leakage current of all LCD pins
Internal LCD divide resistance	R _{LCD}	Between V3 and V2, V2 and V1, V1 and V0	$V_{\rm CC} = 5.0 V$	6.25	12.5	25	kΩ	
Pull-up resistance value	R_{PU}	Pnn_m	$V_{CC} = 5.0V \pm 10\%$	25	50	100	kΩ	
Pull-down resistance value	R _{DOWN}	P08_m, P09_m, P10_m	$V_{CC} = 5.0V \pm 10\%$	25	50	100	kΩ	
Input capacitance	C_{IN}	Other than C, Vcc, Vss, DVcc, DVss, AVcc, AVss, AVRH, AVRL, P08_m, P09_m, P10_m P08_m, P09_m, P10_m	- -	-	5	30	pF pF	


^{*:} In the case of driving stepping motor directly or high current outputs, set "1" to the bit in the Port High Drive Register (PHDRnn:HDx="1").

4. AC Characteristics

(1) Main Clock Input Characteristics

		Pin		Value	55	Unit	Remarks
Parameter	Symbol	name	Min	Тур	Max	Offic	Remarks
			4	-	8	MHz	When using a crystal oscillator, PLL off
Input frequency	f_{C}	X0, X1	ı	ı	8	MHz	When using an opposite phase external clock, PLL off
		Al	4	ı	8	MHz	When using a crystal oscillator or opposite phase external clock, PLL on
Input for guaran	£	X0	1	ı	8	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL off
Input frequency	$ m f_{FCI}$	Α0	4	-	8	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL on
Input clock cycle	t_{CYLH}	-	125	-	-	ns	
Input clock pulse width	P _{WH} , P _{WL}	-	55	-	-	ns	





 μs

%

70

(2) Sub Clock Input Characteristics $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 105^{\circ}\text{C})$

 $t_{\rm CYLL} \\$

Input clock cycle

Input clock pulse

width

Value Pin Symbol Parameter Conditions Unit Remarks name Min Max Тур When using an 32.768 kHzoscillation circuit X0A, When using an X1A opposite phase 100 kHzInput frequency $f_{CL} \\$ external clock When using a X0A50 kHz single phase external clock


 $P_{WH}/t_{CYLL},$

 $P_{WL}/t_{CYLL} \\$

10

30

	—	t _{CYLL}		
X0A,X1A				



(3) Built-in RC Oscillation Characteristics

 $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 105^{\circ}\text{C})$

Doromotor	Cumbal	2,66	Value		Linit	Domorko
Parameter	Symbol	Min	Тур	Max	Unit	Remarks
Clock fraguency	· c	50	100	200	kHz	When using slow frequency of RC oscillator
Clock frequency	$ m f_{RC}$	1	2	4	MHz	When using fast frequency of RC oscillator
RC clock stabilization	4	80	160	320	μs	When using slow frequency of RC oscillator (16 RC clock cycles)
time	t _{RCSTAB}	64	128	256	μs	When using fast frequency of RC oscillator (256 RC clock cycles)


(4) Internal Clock Timing

Deremeter	Cumbal	Va	Unit	
Parameter	Symbol	Min	Max	Offic
Internal System clock frequency (CLKS1 and CLKS2)	f_{CLKS1}, f_{CLKS2}	-	54	MHz
Internal CPU clock frequency (CLKB), Internal peripheral clock frequency (CLKP1)	f_{CLKB}, f_{CLKP1}	-	32	MHz
Internal peripheral clock frequency (CLKP2)	f_{CLKP2}	-	32	MHz

(5) Operating Conditions of PLL


 $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Value			Unit	Remarks	
Farameter	Symbol	Min	Тур	Max) iii	Remarks	
PLL oscillation stabilization wait time	t_{LOCK}	1	-	4	ms	For CLKMC = 4MHz	
PLL input clock frequency	f_{PLLI}	4	-	8	MHz		
PLL oscillation clock frequency	f_{CLKVCO}	56	-	108	MHz	Permitted VCO output frequency of PLL (CLKVCO)	
PLL phase jitter	t _{PSKEW}	-5	-	+5	ns	For CLKMC (PLL input clock) ≥ 4MHz	




(6) Reset Input

Parameter	Symbol	Pin name	Va	Unit		
1 drameter	Symbol I in hame		Min	Max	Offic	
Reset input time	4	DCTV	10	-	μs	
Rejection of reset input time	$t_{ m RSTL}$	RSTX	1	-	μs	



(7) Power-on Reset Timing

Darameter	Symbol	Symbol Pin name Value					
Parameter	Syllibol	Fill Hallie	Min	Тур	Max	Unit	
Power on rise time	t_{R}	Vcc	0.05	-	30	ms	
Power off time	$t_{ m OFF}$	Vcc	1	-	-	ms	



(8) USART Timing

 $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 105^{\circ}\text{C}, C_L = 50 \text{pF})$

Deremeter	Cymphal	Pin	Conditions	4.5V ≤ V _C	_C < 5.5V	2.7V ≤ V _C	_{cc} < 4.5V	Llmit
Parameter	Symbol	name	Conditions	Min	Max	Min	Max	Unit
Serial clock cycle time	t_{SCYC}	SCKn		4t _{CLKP1}	-	4t _{CLKP1}	-	ns
$SCK \downarrow \rightarrow SOT$ delay time	$t_{ m SLOVI}$	SCKn, SOTn		- 20	+ 20	- 30	+ 30	ns
$SOT \rightarrow SCK \uparrow delay time$	t _{OVSHI}	SCKn, SOTn	Internal shift clock mode	$N \times t_{CLKP1} - 20^*$	1	$N \times t_{CLKP1}$ -30^*	1	ns
$SIN \rightarrow SCK \uparrow setup time$	$t_{\rm IVSHI}$	SCKn, SINn	clock mode	t _{CLKP1} + 45	-	t _{CLKP1} + 55	-	ns
$SCK \uparrow \rightarrow SIN \text{ hold time}$	$t_{ m SHIXI}$	SCKn, SINn		0	-	0	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKn		t _{CLKP1} + 10	-	t _{CLKP1} + 10	-	ns
Serial clock "H" pulse width	t_{SHSL}	SCKn		t _{CLKP1} + 10	-	t _{CLKP1} + 10	-	ns
$SCK \downarrow \rightarrow SOT$ delay time	t_{SLOVE}	SCKn, SOTn	External shift	-	2t _{CLKP1} + 45	-	2t _{CLKP1} + 55	ns
$SIN \rightarrow SCK \uparrow setup time$	t _{IVSHE}	SCKn, SINn	clock mode	t _{CLKP1} /2 + 10	-	t _{CLKP1} /2 + 10	-	ns
$SCK \uparrow \rightarrow SIN \text{ hold time}$	$t_{ m SHIXE}$	SCKn, SINn		t _{CLKP1} + 10	-	t _{CLKP1} + 10	-	ns
SCK fall time	t_{F}	SCKn		-	20	-	20	ns
SCK rise time	t_R	SCKn		-	20	-	20	ns


Notes:


- AC characteristic in CLK synchronized mode.
- C_L is the load capacity value of pins when testing.
- Depending on the used machine clock frequency, the maximum possible baud rate can be limited by some parameters. These parameters are shown in "MB96600 series HARDWARE MANUAL".
- t_{CLKP1} indicates the peripheral clock 1 (CLKP1), Unit: ns
- These characteristics only guarantee the same relocate port number. For example, the combination of SCKn and SOTn_R is not guaranteed.
- *: Parameter N depends on t_{SCYC} and can be calculated as follows:
 - If $t_{SCYC} = 2 \times k \times t_{CLKP1}$, then N = k, where k is an integer > 2
 - If $t_{SCYC} = (2 \times k + 1) \times t_{CLKP1}$, then N = k + 1, where k is an integer > 1

Examples:

t _{scyc}	N
$4 \times t_{CLKP1}$	2
$5 \times t_{CLKP1}, 6 \times t_{CLKP1}$	3
$7 \times t_{CLKP1}, 8 \times t_{CLKP1}$	4
	•••

52






(9) External Input Timing

Doromotor	Cumbal	Din nama	Value		Lloit	Remarks	
Parameter	Symbol	Pin name	Min	Max	Unit	Remarks	
		Pnn_m				General Purpose I/O	
	$t_{ m INH}, \ t_{ m INL}$	ADTG				A/D Converter trigger input	
		TINn, TINn_R	$2t_{\text{CLKP1}} + 200$			Reload Timer	
		TTGn	$(t_{CLKP1} = 1/f_{CLKP1})*$	-	ns	PPG trigger input	
Input pulse width		FRCKn, FRCKn_R				Free-Running Timer input clock	
		INn, INn_R				Input Capture	
		INTn, INTn_R				External Interrupt	
		NMI	200	-	ns	Non-Maskable Interrupt	


^{*:} t_{CLKP1} indicates the peripheral clock1 (CLKP1) cycle time except stop when in stop mode.



(10) I²C Timing

Parameter	Symbol	Conditions	Typica	l mode	High- mo	speed de* ⁴	Unit	
			Min	Max	Min	Max		
SCL clock frequency	f_{SCL}		0	100	0	400	kHz	
(Repeated) START condition								
hold time	t_{HDSTA}		4.0	-	0.6	-	μs	
$SDA \downarrow \rightarrow SCL \downarrow$								
SCL clock "L" width	t_{LOW}		4.7	-	1.3	-	μs	
SCL clock "H" width	$t_{ m HIGH}$		4.0	-	0.6	-	μs	
(Repeated) START condition								
setup time	t_{SUSTA}	I I	4.7	-	0.6	-	μs	
$SCL \uparrow \rightarrow SDA \downarrow$		$C_L = 50 pF$,						
Data hold time	$t_{ m HDDAT}$	$R = (Vp/I_{OL})^{*1}$	0	3.45* ²	0	0.9*3	μs	
$SCL \downarrow \rightarrow SDA \downarrow \uparrow$	HDDAI		U	3.73	U	0.7	μs	
Data setup time	$t_{ m SUDAT}$		250	_	100	_	ns	
$SDA \downarrow \uparrow \rightarrow SCL \uparrow$	SUDAI		230		100		113	
STOP condition setup time	$t_{ m SUSTO}$		4.0	_	0.6	_	μs	
$SCL \uparrow \rightarrow SDA \uparrow$	480810		1.0		0.0		μι	
Bus free time between								
"STOP condition" and	$t_{ m BUS}$		4.7	-	1.3	-	μs	
"START condition"								
Pulse width of spikes which				(1-1.5) ×		(1-1.5) ×		
will be suppressed by input noise filter	t_{SP}	-	0	t _{CLKP1} *5	0	t _{CLKP1} *5	ns	

- *1: R and C_L represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively. Vp indicates the power supply voltage of the pull-up resistance and I_{OL} indicates V_{OL} guaranteed current.
- *2: The maximum t_{HDDAT} only has to be met if the device does not extend the "L" width (t_{LOW}) of the SCL signal.
- *3: A high-speed mode I²C bus device can be used on a standard mode I²C bus system as long as the device satisfies the requirement of "t_{SUDAT} ≥ 250ns".
- *4: For use at over 100kHz, set the peripheral clock1 (CLKP1) to at least 6MHz.
- *5: t_{CLKP1} indicates the peripheral clock1 (CLKP1) cycle time.



5. A/D Converter

(1) Electrical Characteristics for the A/D Converter


D		Pin		Value	33 33		D = == == == ==
Parameter	Symbol	name	Min	Тур	Max	Unit	Remarks
Resolution	-	-	ı	-	10	bit	
Total error	-	-	- 3.0	-	+ 3.0	LSB	
Nonlinearity error	-	-	- 2.5	-	+ 2.5	LSB	
Differential Nonlinearity error	-	-	- 1.9	-	+ 1.9	LSB	
Zero transition voltage	V _{OT}	ANn	Typ - 20	AVRL + 0.5LSB	Typ + 20	mV	
Full scale transition voltage	V_{FST}	ANn	Typ - 20	AVRH - 1.5LSB	Typ + 20	mV	
Compare time*	_		1.0	-	5.0	μs	$4.5V \le AV_{CC} \le 5.5V$
Compare time	-	-	2.2	-	8.0	μs	$2.7V \le AV_{CC} < 4.5V$
Sampling time*	_	_	0.5	-	-	μs	$4.5V \le AV_{CC} \le 5.5V$
Sumpling time			1.2	-	-	μs	$2.7V \le AV_{CC} < 4.5V$
Power supply	I_A		-	2.0	3.1	mA	A/D Converter active
current	I_{AH}	AV_{CC}	-	-	3.3	μΑ	A/D Converter not operated
Reference power supply current	I_R	AVDII	-	520	810	μΑ	A/D Converter active
(between AVRH and AVRL)	I_{RH}	AVRH	-	-	1.0	μΑ	A/D Converter not operated
Analog input	C	AN0 to 15	-	-	16.0	pF	Normal outputs
capacity	C_{VIN}	AN16 to 31	-	-	17.8	pF	High current outputs
Analog impedance	$R_{ m VIN}$	ANn	-	-	2050	Ω	$4.5V \le AV_{CC} \le 5.5V$
	KVIN	AINII	-	-	3600	Ω	$2.7V \le AV_{CC} < 4.5V$
Analog port input		AN0 to 15	- 0.3	-	+ 0.3	μΑ	AV _{SS} , AVRL < V _{AIN} <
current (during conversion)	I_{AIN}	AN16 to 31	- 3.0	-	+ 3.0	μΑ	AV _{CC} , AVRH
Analog input voltage	V_{AIN}	ANn	AVRL	-	AVRH	V	
Reference voltage	-	AVRH	AV _{CC} - 0.1	-	AV_{CC}	V	
range	-	AVRL	AV_{SS}	-	AV _{SS} + 0.1	V	
Variation between channels	-	ANn	-	-	4.0	LSB	

^{*:} Time for each channel.

(2) Accuracy and Setting of the A/D Converter Sampling Time

If the external impedance is too high or the sampling time too short, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting the A/D conversion precision.

To satisfy the A/D conversion precision, a sufficient sampling time must be selected. The required sampling time (Tsamp) depends on the external driving impedance R_{ext} , the board capacitance of the A/D converter input pin C_{ext} and the AV_{CC} voltage level. The following replacement model can be used for the calculation:



R_{ext}: External driving impedance

Cext: Capacitance of PCB at A/D converter input

C_{VIN}: Analog input capacity (I/O, analog switch and ADC are contained)

R_{VIN}: Analog input impedance (I/O, analog switch and ADC are contained)

The following approximation formula for the replacement model above can be used: $Tsamp = 7.62 \times (Rext \times Cext + (Rext + R_{VIN}) \times C_{VIN})$

- Do not select a sampling time below the absolute minimum permitted value. (0.5 μ s for 4.5V \leq AV_{CC} \leq 5.5V, 1.2 μ s for 2.7V \leq AV_{CC} < 4.5V)
- If the sampling time cannot be sufficient, connect a capacitor of about 0.1µF to the analog input pin.
- A big external driving impedance also adversely affects the A/D conversion precision due to the pin input leakage current IIL (static current before the sampling switch) or the analog input leakage current IAIN (total leakage current of pin input and comparator during sampling). The effect of the pin input leakage current IIL cannot be compensated by an external capacitor.
- The accuracy gets worse as |AVRH AVRL| becomes smaller.

(3) Definition of A/D Converter Terms

• Resolution : Analog variation that is recognized by an A/D converter.

• Nonlinearity error : Deviation of the actual conversion characteristics from a straight line that connects

the zero transition point (0b00000000000 \longleftrightarrow 0b000000001) to the full-scale

transition point (0b11111111110 \longleftrightarrow 0b1111111111).

• Differential nonlinearity error : Deviation from the ideal value of the input voltage that is required to


change the output code by 1LSB.

•Total error : Difference between the actual value and the theoretical value. The total error

includes zero transition error, full-scale transition error and nonlinearity error.

• Zero transition voltage: Input voltage which results in the minimum conversion value.

• Full scale transition voltage: Input voltage which results in the maximum conversion value.




Nonlinearity error of digital output N =
$$\frac{V_{NT} - \{1LSB \times (N-1) + V_{OT}\}}{1LSB}$$
 [LSB]

Differential nonlinearity error of digital output N =
$$\frac{V_{(N+1)T} - V_{NT}}{1LSB}$$
 - 1 [LSB]

$$1LSB = \frac{V_{FST} - V_{OT}}{1022}$$


N : A/D converter digital output value.

 V_{OT} : Voltage at which the digital output changes from 0x000 to 0x001. V_{FST} : Voltage at which the digital output changes from 0x3FE to 0x3FF. V_{NT} : Voltage at which the digital output changes from 0x(N - 1) to 0xN.



6. High Current Output Slew Rate

Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks	
Farameter	Symbol	name	Conditions	Min	Тур	Max	Offic	Remarks	
Output rise/fall time	$t_{ m R30}, \ t_{ m F30}$	P08_m, P09_m, P10_m	Outputs driving strength set to "30mA"	15	-	75	ns	C _L =85pF	



7. Low Voltage Detection Function Characteristics


 $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 105^{\circ}\text{C})$


Demonsortem	Curahal		11/55 D/55	Value	40 € 10	
Parameter	Symbol	Conditions	Min	Тур	Max	Unit
	$ m V_{DL0}$	$CILCR:LVL = 0000_B$	2.70	2.90	3.10	V
	$ m V_{DL1}$	$CILCR:LVL = 0001_{B}$	2.79	3.00	3.21	V
	V_{DL2}	$CILCR:LVL = 0010_B$	2.98	3.20	3.42	V
Detected voltage*1	V_{DL3}	$CILCR:LVL = 0011_B$	3.26	3.50	3.74	V
	V_{DL4}	$CILCR:LVL = 0100_{B}$	3.45	3.70	3.95	V
	V_{DL5}	$CILCR:LVL = 0111_B$	3.73	4.00	4.27	V
	V_{DL6}	$CILCR:LVL = 1001_B$	3.91	4.20	4.49	V
Power supply voltage change rate*2	dV/dt	-	- 0.004	-	+ 0.004	V/µs
IIstomoniai dth	V	CILCR:LVHYS=0	-	-	50	mV
Hysteresis width	V_{HYS}	CILCR:LVHYS=1	80	100	120	mV
Stabilization time	$T_{LVDSTAB}$	-	-	-	75	μs
Detection delay time	$t_{\rm d}$	-	-	-	30	μs


^{*1:} If the power supply voltage fluctuates within the time less than the detection delay time (t_d), there is a possibility that the low voltage detection will occur or stop after the power supply voltage passes the detection range.

60

^{*2:} In order to perform the low voltage detection at the detection voltage (V_{DLX}), be sure to suppress fluctuation of the power supply voltage within the limits of the change ration of power supply voltage.







8. Flash Memory Write/Erase Characteristics

 $(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 105^{\circ}\text{C})$

Parameter		Conditions	Value			Unit	Remarks	
Faiai	Parameter		Min	Тур	Max	5	INCIIIAINS	
	Large Sector	=	-	1.6	7.5	S	Includes write time	
Sector erase time	Small Sector	-	-	0.4	2.1	S	prior to internal erase.	
	Security Sector	1	-	0.31	1.65	S	prior to internal crase.	
Word (16-bit) write time		-	-	25	400	μs	Not including system-level overhead time.	
Chip erase time		-	-	8.31	40.05	S	Includes write time prior to internal erase.	

Note: While the Flash memory is written or erased, shutdown of the external power (V_{CC}) is prohibited. In the application system where the external power (V_{CC}) might be shut down while writing or erasing, be sure to turn the power off by using a low voltage detection function.

To put it concrete, change the external power in the range of change ration of power supply voltage $(-0.004 \text{V/}\mu\text{s} \text{ to } +0.004 \text{V/}\mu\text{s})$ after the external power falls below the detection voltage $(V_{DLX})^{*1}$.

Write/Erase cycles and data hold time

62

Write/Erase cycles	Data hold time
(cycle)	(year)
1,000	20 *2
10,000	10 *2
100,000	5 *2


^{*1:} See "7. Low Voltage Detection Function Characteristics".


^{*2:} This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at + 85°C).


■ EXAMPLE CHARACTERISTICS


This characteristic is an actual value of the arbitrary sample. It is not the guaranteed value.

• MB96F6A6









• Used setting

Mode	Selected Source Clock	Clock/Regulator and FLASH Settings
Run mode	PLL	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32MHz
	Main osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 4MHz
	RC clock fast	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 2MHz
	RC clock slow	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 100kHz
	Sub osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32kHz
Sleep mode	PLL	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32MHz
r		Regulator in High Power Mode,
		(CLKB is stopped in this mode)
	Main osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 4MHz
		Regulator in High Power Mode,
		(CLKB is stopped in this mode)
	RC clock fast	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 2MHz
		Regulator in High Power Mode,
		(CLKB is stopped in this mode)
	RC clock slow	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 100kHz
		Regulator in Low Power Mode,
		(CLKB is stopped in this mode)
	Sub osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32kHz
		Regulator in Low Power Mode,
m: 1		(CLKB is stopped in this mode)
Timer mode	PLL	CLKMC = 4MHz, CLKPLL = 32MHz
		(System clocks are stopped in this mode)
		Regulator in High Power Mode,
	Main osc.	FLASH in Power-down / reset mode CLKMC = 4MHz
	Main osc.	(System clocks are stopped in this mode)
		Regulator in High Power Mode,
		FLASH in Power-down / reset mode
	RC clock fast	CLKMC = 2MHz
	RC Clock last	(System clocks are stopped in this mode)
		Regulator in High Power Mode,
		FLASH in Power-down / reset mode
	RC clock slow	CLKMC = 100kHz
	Re clock slow	(System clocks are stopped in this mode)
		Regulator in Low Power Mode,
		FLASH in Power-down / reset mode
	Sub osc.	CLKMC = 32 kHz
	240 050.	(System clocks are stopped in this mode)
		Regulator in Low Power Mode,
		FLASH in Power-down / reset mode
Stop mode	stopped	(All clocks are stopped in this mode)
pouv	- Toppe	Regulator in Low Power Mode,
		FLASH in Power-down / reset mode

■ ORDERING INFORMATION

MCU with CAN controller

Part number	Flash memory	Package*
MB96F6A5RBPMC-GSE1	Flash A	120-pin plastic LQFP
MB96F6A5RBPMC-GSE2	(160.5KB)	(FPT-120P-M21)
MB96F6A6RBPMC-GSE1	Flash A	120-pin plastic LQFP
MB96F6A6RBPMC-GSE2	(288.5KB)	(FPT-120P-M21)


^{*:} For details about package, see "■ PACKAGE DIMENSION".


MCU without CAN controller

Part number	Flash memory	Package*
MB96F6A5ABPMC-GSE1	Flash A	120-pin plastic LQFP
MB96F6A5ABPMC-GSE2	(160.5KB)	(FPT-120P-M21)

^{*:} For details about package, see "■ PACKAGE DIMENSION".

■ PACKAGE DIMENSION





Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

■ MAJOR CHANGES IN THIS EDITION

A change on a page is indicated by a vertical line drawn on the left side of that page.

Page	Section	I line drawn on the left side of that page. Change Results
-	-	PRELIMINARY → Data sheet
2	■FEATURES	Changed the description of "System clock" Up to 16 MHz external clock for devices with fast clock input feature → Up to 8 MHz external clock for devices with fast clock input
3		feature Changed the description of "Free-Running Timers" Signals an interrupt on overflow → Signals an interrupt on overflow, supports timer clear upon
4		match with Output Compare (0, 4) Changed the description of "LCD Controller" On-chip drivers for internal divider resistors or external divider resistors → Internal divider resistors or external divider resistors Changed the description of "External Interrupts" Interrupt mask and pending bit per channel → Interrupt mask bit per channel
5		Changed the description of "Built-in On Chip Debugger" - Event sequencer: 2 levels → - Event sequencer: 2 levels + reset
6	■PRODUCT LINEUP	Added the Product Changed the Remark of RLT RLT 0/1/2/3/6 Only RLT6 can be used as PPG clock source RLT 0 to 3/6 Changed number of the I/O Ports 96 (Dual clock mode) 98 (Single clock mode) 95 (Dual clock mode) 97 (Single clock mode)
7	■BLOCK DIAGRAM	Deleted the block of RLT6 from PPG block Changed the RLT block 4ch → 0/1/2/3/6 5ch
9	■PIN DESCRIPTION	Changed the Description of PPGn_B Programmable Pulse Generator n output (8bit) → Programmable Pulse Generator n output (16bit/8bit)
13	■PIN CIRCUIT TYPE	Changed the I/O circuit type of Pin no.116 P → Q

Page	Section	Change Results
ı aye	■I/O CIRCUIT TYPE	Changed the figure of type B
15	=I/O CIRCUIT TIFE	Changed the Remarks of type B (CMOS hysteresis input with input shutdown function, $I_{OL} = 4\text{mA}$, $I_{OH} = -4\text{mA}$, Programmable pull-up resister) \rightarrow (CMOS level output ($I_{OL} = 4\text{mA}$, $I_{OH} = -4\text{mA}$), Automotive input with input shutdown function and programmable pull-up resistor)
16		Changed the figure of type G
19		Added the Type Q
21	■MEMORY MAP	Changed the START addresses of Boot-ROM 0F:E000 _H → 0F:C000 _H
23	■USER ROM MEMORY MAP FOR FLASH DEVICES	Changed the annotation Others (from DF:0200 _H to DF:1FFF _H) are all mirror area of SAS-512B. → Others (from DF:0200 _H to DF:1FFF _H) is mirror area of SAS-512B.
25	■INTERRUPT VECTOR TABLE	Changed the Description of CALLV0 to CALLV7 Reserved → CALLV instruction Changed the Description of RESET Reserved → Reset vector Changed the Description of INT9 Reserved → INT9 instruction Changed the Description of EXCEPTION Reserved → Undefined instruction execution
26		Changed the Vector name of Vector number 64 PPGRLT → RLT6 Changed the Description of Vector number 64 Reload Timer 6 can be used as PPG clock source → Reload Timer 6
29 to 32	■HANDLING PRECAUTIONS	Added a section
34	■HANDLING DEVICES	Added the description to "3. External clock usage" (3) Opposite phase external clock Changed the description in "7. Turn on sequence of power supply to A/D converter and analog inputs" In this case, the voltage must not exceed AVRH or AV _{CC} → In this case, AVRH must not exceed AV _{CC} . Input voltage for ports shared with analog input ports also must not exceed AV _{CC}

70

Page	Section	Change Results
	■HANDLING DEVICES	Changed the description in "11. SMC power supply pins" To avoid this, V_{CC} must always be powered on before DV_{CC} .
35		To avoid this, V_{CC} must always be powered on before DV_{CC} . DV_{CC}/DV_{SS} must be applied when using SMC I/O pin as GPIO.
	_	Added the description "13. Mode Pin (MD)"
36	■ELECTRICAL CHARACTERISTICS 1. Absolute Maximum Ratings	Changed the Symbol of ""L" level average overall output current" $\Sigma I_{OLSMCAV} \rightarrow \\ \Sigma I_{OLAVSMC}$ Changed the Symbol of ""H" level average overall output current" $\Sigma I_{OHSMCAV} \rightarrow \\ \Sigma I_{OHSMCAV} \rightarrow \\ \Sigma I_{OHAVSMC}$
		Changed the annotation *2
		It is required that AV_{CC} does not exceed V_{CC} and that the voltage at the analog inputs does not exceed AV_{CC} when the power is switched on. It is required that AV_{CC} does not exceed V_{CC} , DV_{CC} and that the voltage at the analog inputs does not exceed AV_{CC} when the power is switched on.
		Changed the annotation *3 Input/Output voltages of standard ports depend on V_{CC} .
		$\label{eq:continuity} Input/Output \ voltages \ of \ high \ current \ ports \ depend \ on \ DV_{CC}.$ $Input/Output \ voltages \ of \ standard \ ports \ depend \ on \ V_{CC}.$
37		Changed the annotation *4 Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset (except devices with persistent low voltage reset in internal vector mode).
		Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset.
		Added the annotation *4 The DEBUG I/F pin has only a protective diode against V _{SS} . Hence it is only permitted to input a negative clamping current (4mA). For protection against positive input voltages, use an external clamping diode which limits the input voltage to maximum 6.0V.
39	2. Recommended Operating Conditions	Added the Value and Remarks to "Power supply voltage" Min: 2.0V Typ: - Max: 5.5V Remarks: Maintains RAM data in stop mode

Page	Section	Change Results
20	2. Recommended Operating Conditions	Changed the Value of "Smoothing capacitor at C pin" Typ: $1.0\mu F \rightarrow 1.0\mu F$ to $3.9\mu F$ Max: $1.5\mu F \rightarrow 4.7\mu F$
39		Changed the Remarks of "Smoothing capacitor at C pin" Deleted "(Target value)" Added "3.9µF (Allowance within ± 20%)"
	3. DC Characteristics	Deleted "(Target value)"
	(1) Current Rating	Added the Symbol to "Power supply current in Run modes" I _{CCRCH} , I _{CCRCL}
		Changed the Conditions of I _{CCPLL} , I _{CCMAIN} , I _{CCSUB} in "Power supply current in Run modes" "Flash 0 wait" is added
40		Changed the Value of "Power supply current in Run modes" I_{CCPLL} Typ: $28.5\text{mA} \rightarrow 28\text{mA}$ ($T_A = +25^{\circ}\text{C}$) I_{CCMAIN} Typ: $5\text{mA} \rightarrow 3.5\text{mA}$ ($T_A = +25^{\circ}\text{C}$) Max: $10\text{mA} \rightarrow 8\text{mA}$ ($T_A = +105^{\circ}\text{C}$)
		I_{CCSUB} $Typ:0.5\text{mA} \rightarrow 0.1\text{mA} (T_A = +25^{\circ}\text{C})$ $Max: 6\text{mA} \rightarrow 3.3\text{mA} (T_A = +105^{\circ}\text{C})$
		Added the Symbol to "Power supply current in Sleep modes" I_{CCSRCH} , I_{CCSRCL}
		Changed the Conditions of I _{CCSMAIN} in "Power supply current in Sleep modes" "SMCR:LPMSS=0" is added
41		Changed the Value of "Power supply current in Sleep modes" I_{CCSPLL} $Typ:10mA \rightarrow 9.5m \text{ A } (T_A = +25^{\circ}\text{C})$ $I_{CCSMAIN}$ $Typ: 3mA \rightarrow 1.1m \text{ A } (T_A = +25^{\circ}\text{C})$ $Max: 8mA \rightarrow 4.7m \text{ A } (T_A = +105^{\circ}\text{C})$ I_{CCSSUB} T_{CCSSUB}
		Typ: $0.3\text{mA} \rightarrow 0.04\text{m A} (T_A = +25^{\circ}\text{C})$ Max: $4.5\text{mA} \rightarrow 2.7\text{m A} (T_A = +105^{\circ}\text{C})$
		Added the Symbol to "Power supply current in Timer modes" I_{CCTPLL}
		Changed the Conditions of I _{CCTMAIN} , I _{CCTRCH} in "Power supply current in Timer modes" "SMCR:LPMSS=0" is added

Page	Section	Change Results
41	3. DC Characteristics (1) Current Rating	Changed the Value of "Power supply current in Timer modes" $I_{CCTMAIN}$ Max: $355\mu A \rightarrow 330\mu A$ ($T_A = +25^{\circ}C$) Max: $1320\mu A \rightarrow 1200\mu A$ ($T_A = +105^{\circ}C$) I_{CCTRCH} Max: $245\mu A \rightarrow 215\mu A$ ($T_A = +25^{\circ}C$) Max: $1230\mu A \rightarrow 1110\mu A$ ($T_A = +105^{\circ}C$) I_{CCTRCL} Max: $105\mu A \rightarrow 75\mu A$ ($T_A = +25^{\circ}C$) Max: $1030\mu A \rightarrow 910\mu A$ ($T_A = +105^{\circ}C$) I_{CCTSUB} Typ: $90\mu A \rightarrow 65\mu A$ ($T_A = +25^{\circ}C$) Max: $1000\mu A \rightarrow 885\mu A$ ($T_A = +105^{\circ}C$)
42		Changed the Value of "Power supply current in Stop modes" I _{CCH} Max: 90μA → 60μA (T _A = +25°C) Max: 1000μA → 880μA (T _A = +105°C) Added the Symbol I _{CCFLASHPD} Changed the Value and condition of "Power supply current for active Low Voltage detector" I _{CCLVD} Typ: 5μA, Max: 15μA, Remarks: nothing → Typ: 5μA, Max: -, Remarks: T _A = +25°C Typ: -, Max: 12.5μA, Remarks: T _A = +105°C Changed the condition of "Flash Write/Erase current" I _{CCFLASH} Typ: 12.5mA, Max: -, Remarks: T _A = +25°C Typ: -, Max: 20mA, Remarks: T _A = +25°C Typ: -, Max: 20mA, Remarks: T _A = +25°C Typ: -, Max: 20mA, Remarks: T _A = +25°C Typ: -, Max: 20mA, Remarks: T _A = +105°C Changed the annotation *2 The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. The current for "On Chip
44	3. DC Characteristics (2) Pin Characteristics	Debugger" part is not included. Added the Symbol for DEBUG I/F pin $V_{\rm OLD}$

Page	Section	Change Results
	3. DC Characteristics	Changed the Pin name of "Input capacitance"
	(2) Pin Characteristics	Other than
		Vcc,
		Vss,
		AVcc,
		AVss,
		AVRH,
		AVRL,
		P08 m,
		P09_m,
		P10 m
		\rightarrow
		Other than
		C,
		Vcc,
45		Vss,
		DVcc,
		DVss,
		AVcc,
		AVss,
		AVRH,
		AVRL,
		P08_m,
		P09_m,
		P10_m
		Deleted the annotation
		"I _{OH} and I _{OL} are target value."
		Added the annotation
		"In the case of driving stepping motor directly or high current
		outputs, set "1" to the bit in the Port High Drive Register
	A A C C1	(PHDRnn:HDx="1")."
	4. AC Characteristics	Changed MAX frequency for f_{FCI} in all conditions
	(1) Main Clock Input	$16 \rightarrow 8$
	Characteristics	Changed MIN frequency for t _{CYLH}
16		62.5 → 125 Changed MINI MAY and Unit for P. P.
46		Changed MIN, MAX and Unit for P_{WH} , P_{WL} MIN: $30 \rightarrow 55$
		$\begin{array}{l} \text{MIN: } 30 \rightarrow 33 \\ \text{MAX: } 70 \rightarrow - \end{array}$
		$\begin{array}{c} \text{MAA. } 70 \rightarrow -\\ \text{Unit: } \% \rightarrow \text{ns} \end{array}$
		Added the figure (t_{CYLH}) when using the external clock
	4. AC Characteristics	Traces the figure (CYLH) when using the external clock
47	(2) Sub Clock Input	Added the figure (t _{CYLL}) when using the crystal oscillator clock
''	Characteristics	Trade in figure (CYLL) when using the crystal oscillator clock
	4. AC Characteristics	
48	(3) Built-in RC Oscillation	Added "RC clock stabilization time"
	Characteristics	
	4. AC Characteristics	Changed the Value of "PLL input clock frequency"
	(5) Operating Conditions of PLL	Max: 16MHz → 8MHz
		Changed the Symbol of "PLL oscillation clock frequency"
		$f_{PLLO} \rightarrow f_{CLKVCO}$
49		Added Remarks to "PLL oscillation clock frequency"
		Added "PLL phase jitter" and the figure
	4. AC Characteristics	
	(6) Reset Input	Added the figure for reset input time (t _{RSTL})

Page	Section	Change Results
	4. AC Characteristics	Changed the condition
	(8) USART Timing	($V_{CC} = AV_{CC} = DV_{CC} = 2.7V$ to 5.5V, $V_{SS} = AV_{SS} = DV_{SS} = 0V$,
		$T_A = -40^{\circ}\text{C to} + 105^{\circ}\text{C}$
		$\begin{array}{c} 1_{A} & -40 \text{ C to} + 103 \text{ C}) \\ \rightarrow \end{array}$
		$(V_{CC} = AV_{CC} = DV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = DV_{SS} = 0V,$
51		$T_A = -40^{\circ}\text{C to} + 105^{\circ}\text{C}, C_L = 50\text{pF}$
		Changed the HARDWARE MANUAL
		"MB966A0 series HARDWARE MANUAL"
		**MD0CC00 acrica HADDWADE MANHAL"
52		"MB96600 series HARDWARE MANUAL"
52	4 AC Chamataristics	Changed the figure for "Internal shift clock mode"
54	4. AC Characteristics	Added parameter, "Noise filter" and an annotation *5 for it
	(10) I ² C timing	Added t _{SP} to the figure
	5. A/D Converter	Added "Analog impedance"
55	(1) Electrical Characteristics for	Added "Variation between channels"
	the A/D Converter	Added the annotation
7.6	5. A/D Converter	Deleted the unit "[Min]" from approximation formula of
56	(2) Accuracy and Setting of the	Sampling time
	A/D Converter Sampling Time	
	5. A/D Converter	Changed the Description and the figure
	(3) Definition of A/D Converter	"Linearity" "Nonlinearity" "Differential linearity or
	Terms	"Differential linearity error" →
		→ "Differential nonlinearity error"
		Changed the Description
		Linearity error:
		Deviation of the line between the zero-transition point
		(0b00000000000000000000000000001) and the full-scale
		transition point (0b1111111110 \leftarrow \rightarrow 0b1111111111) from the
57		actual conversion characteristics.
		→
		Nonlinearity error:
		Deviation of the actual conversion characteristics from a
		straight line that connects the zero transition point
		(0b0000000000000000000000000001) to the full-scale
		transition point (0b1111111110 $\leftarrow \rightarrow$ 0b111111111).
		Added the Description
		"Zero transition voltage"
		"Full scale transition voltage"
	6. High Current Output Slew	Changed the Symbol and figure
59	Rate	t_{R2}, t_{F2}, V_{OL2}
39		\rightarrow
		$t_{R30}, t_{F30}, V_{OL30}$
	7. Low Voltage Detection	Added the Value of "Power supply voltage change rate"
	Function Characteristics	Max: +0.004 V/μs
		Added "Hysteresis width" (V _{HYS})
60		Added "Stabilization time" (T _{LVDSTAB})
		Added "Detection delay time" (t _d)
		Deleted the Remarks
	1	Added the annotation *1, *2
61		Added the figure for "Hysteresis width"
01		Added the figure for "Stabilization time"

Page	Section	Change Results
	8. Flash Memory Write/Erase Characteristics	Changed the Value of "Sector erase time"
	Characteristics	Added "Security Sector" to "Sector erase time"
		Changed the Parameter
		"Half word (16 bit) write time"
		→ (NV 1/1/21/2) · · · · · · · · · · · · · · · · · · ·
(2		"Word (16-bit) write time"
62		Changed the Value of "Chip erase time" Changed the Remarks of "Sector erase time"
		Excludes write time prior to internal erase
		→ Excitaces write time prior to internal crase
		Includes write time prior to internal erase
		Added the Note and annotation *1
		Deleted "(targeted value)" from title "Write/Erase cycles and data hold time"
63 to 65	■EXAMPLE CHARACTERISTICS	Added a section
	■ORDERING NFORMATION	Changed part number
		MCU with CAN controller
		MB96F6A6RAPMC-GSE1* → MB96F6A6RBPMC-GSE1
		MB96F6A6RAPMC-GSE2* → MB96F6A6RBPMC-GSE2
		Added part number
66		MCU with CAN controller
		MB96F6A5RBPMC-GSE1
		MB96F6A5RBPMC-GSE2
		MCU without CAN controller MD0/F(A5ADDMC CSE1)
		MB96F6A5ABPMC-GSE1
		MB96F6A5ABPMC-GSE2

FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan

Tel: +81-45-415-5858 http://jp.fujitsu.com/fsl/en/

For further information please contact:

North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999

http://us.fujitsu.com/micro/

Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/semiconductor/

Korea

FUJITSU SEMICONDUCTOR KOREA LTD. 902 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fsk/

Asia Pacific

FUJITSU SEMICONDUCTOR ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel: +65-6281-0770 Fax: +65-6281-0220 http://sq.fujitsu.com/semiconductor/

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD. 30F, Kerry Parkside, 1155 Fang Dian Road, Pudong District, Shanghai 201204, China Tel: +86-21-6146-3688 Fax: +86-21-6146-3660 http://cn.fujitsu.com/fss/

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD. 2/F, Green 18 Building, Hong Kong Science Park, Shatin, N.T., Hong Kong
Tel: +852-2736-3232 Fax: +852-2314-4207
http://cn.fujitsu.com/fsp/

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information. Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws. The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department