- Package Options Include Plastic Small Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas instruments Quality and Reliability

TYPE	TYPICAL MAXIMUM CLOCK FREQUENCY (C <sub>L</sub> = 50 pF)	TYPICAL POWER DISSIPATION PER FLIP-FLOP
'ALS74A	50 MHz	6 mW
'AS74	134 MHz	26 mW

## description

These devices contain two independent D-type positive-edge triggered flip-flops. A low level at the Preset or Clear inputs sets or resets the outputs regardless of the levels of the other inputs. When Preset and Clear are inactive (high), data at the D input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the D input may be changed without affecting the levels at the outputs.


The SN54ALS74A and SN54AS74 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS74A and SN74AS74 are characterized for operation from 0°C to 70°C.

### **FUNCTION TABLE**


	INPUTS					
PRESET	CLEAR	CLOCK	D	Q	Q	
L	Н	Χ	Χ	Н	L	
Н	L	Χ	Χ	L	Н	
L	L	Χ	X	Н <sup>†</sup>	H <sup>†</sup>	
Н	Н	$\uparrow$	Н	Н	L	
Н	Н	$\uparrow$	L	L	Н	
Н	Н	L	Χ	QO	$\overline{Q}_{O}$	

<sup>†</sup> The output levels in this configuration are not guaranteed to meet the minimum levels for V<sub>OH</sub> if the lows at Preset and Clear are near V<sub>IL</sub> maximum. Furthermore, this configuration is nonstable; that is, it will not persist when Preset or Clear; returns to their inactive (high) level.

#### SN54ALS74A, SN54AS74 . . . J PACKAGE SN74ALS74A, SN74AS74 . . . D OR N PACKAGE (TOP VIEW)




## SN54ALS74A, SN54AS74 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

## logic symbol‡



<sup>&</sup>lt;sup>‡</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

## SN54ALS74A, SN54AS74, SN74ALS74A, SN74AS74 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SDAS143A - D2661, APRIL 1982 - REVISED SEPTEMBER 1987

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub>		7 V
Input voltage		7 V
	SN54ALS74A, SN54ALS74	
	SN74ALS74A, SN74ALS74	0°C to 70°C
Storage temperature range		-65°C to 150°C

### recommended operating conditions

			s	N54AS7	4	SN74AS74		UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
								0.8	
$V_{IL}$	Low-level input voltage				0.8†				V
					0.7‡				
IOH	High-level output current				-0.4			-0.4	mA
loL	Low-level output current				4			8	mA
fclock	Clock frequency		0		25	0		34	MHz
		PRE or CLR low	15			15			
t <sub>W</sub>	Pulse duration	CLK high	16.5			14.5			ns
		CLK low	16.5			14.5			
	Catura time a hafarra CLIVA	Data	15			15			
t <sub>su</sub>	Setup time before CLK↑	PRE or CLR inactive	10			10			ns
t <sub>h</sub>	Hold time, data after CLK↑		0	•		0			ns
TA	Operating free-air temperature		-55	•	125	0		70	°C

<sup>†</sup> Tested at -55°C to 70°C.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CO	CONDITIONS SN54AS74		SI	N74AS74		UNIT		
	ARAWEIER	1531 CO	NDITIONS	MIN	TYP§	MAX	MIN	TYP§	MAX	UNIT
VIK		V <sub>CC</sub> = 4.5 V,	$I_{I} = -18 \text{ mA}$				-1.2		-1.5	V
Vон		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -2mA$	V <sub>CC</sub> -2			V <sub>CC</sub> -2			V
VOL		$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 4 \text{ mA}$		0.25	0.4		0.25	0.4	V
VOL		$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 8 \text{ mA}$					0.35	0.5	V
	CLK or D	V 45V	V. 7V			0.1			0.1	
1	PRE or CLR	V <sub>CC</sub> = 4.5 V,	$V_1 = 7 V$			0.2			0.2	mA
	CLK or D	V 45V				20			20	
l'IH	PRE or CLR	V <sub>CC</sub> = 4.5 V,	V <sub>I</sub> = 2.7 V			40			40	μΑ
	CLK or D	V 45V	V 0.4V			-0.2			-0.2	
IIL.	PRE or CLR	$V_{CC} = 4.5 \text{ V},$	$V_{CC} = 4.5 \text{ V}, \qquad V_{I} = 0.4 \text{ V}$			-0.4			-0.4	mA
IOI	-	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-30		-112	-30		-112	mA
ICC		V <sub>CC</sub> = 5.5 V,	See Note 1		2.4	4		2.4	4	mA

<sup>§</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, Ios. NOTE 1: I<sub>CC</sub> is measured with D, CLK, and PRE grounded, then with D, CLK, and CLR grounded.



<sup>‡</sup> Tested at 70°C 125°C, per MIL-STD-883, method 5005, sub-group 1, 2, and 3. Static tests are performed at 25°C, 125°C, and –55°C.

## switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	F	CL = 50   CL = 500			UNIT
			SN54A	LS74A	SN74AI		
			MIN	MAX	MIN	MAX	
f <sub>max</sub>			25		34		MHz
<sup>t</sup> PLH	PRE or CLR	Q or Q	3	13.5	3	13	ns
<sup>t</sup> PHL	PRE OF CLR	Q or Q	5	17	5	15	115
<sup>t</sup> PLH	CLK	Q or Q	5	17	5	16	ns
<sup>t</sup> PHL	OLK	QUIQ	5	18	5	18	115

<sup>†</sup> For conditions shown MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuit and voltage waveforms are shown in Section 1 of the ALS/AS Logic Data Book, 1986.



## SN54AS74, SN74AS74 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SDAS143A - D2661, APRIL 1982 - REVISED SEPTEMBER 1987

## recommended operating conditions

			s	N54AS7	4	SN74AS74		4	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
loh	High-level output current				-2			-2	mA
loL	Low-level output current				20			20	mA
f <sub>clock</sub>	Clock frequency		0		90	0		105	MHz
		PRE or CLR low	4			4			
t <sub>W</sub>	Pulse duration	CLK high	4			4			ns
		CLK low	5.5			5.5			
		Data	4.5			4.5			
t <sub>su</sub>	Setup time before CLK↑	PRE or CLR inactive	2			2			ns
t <sub>h</sub>	Hold time, data after CLK↑		0			0			ns
TA	Operating free-air temperature		-55		125	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CON	IDITIONS	SN54AS74 SN			SN54AS74 SN74AS74			UNIT
		TEST CON	IDITIONS	MIN	MIN TYP† N		MIN	TYP <sup>†</sup>	MAX	UNIT
٧ıK		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$				-1.2		-1.2	V
Vон		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -2mA$	V <sub>CC</sub> -2			V <sub>CC</sub> -2			V
VOL		$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 20 \text{ mA}$		0.25	0.5		0.25	0.5	V
II		$V_{CC} = 5.5 V,$	V <sub>I</sub> = 7 V			0.1			0.1	mA
Γ.	CLK or D		V <sub>I</sub> = 2.7 V			20			20	A
ΊΗ	PRE or CLR	$V_{CC} = 5.5 \text{ V},$				40			40	μΑ
	CLK or D					-0.5			-0.5	
II∟	PRE or CLR	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			-1.8			-1.8	mA
I <sub>O</sub> ‡		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-30		-112	-30		-112	mA
Icc		$V_{CC} = 5.5 \text{ V},$	See Note 1		10.5	16		10.5	16	mA

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

### switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	F	CL = 50   RL = 500			UNIT
			SN54AS74A		SN74AS74A		
			MIN	MAX	MIN	MAX	
f <sub>max</sub>			90		105		MHz
<sup>t</sup> PLH	PRE or CLR	Q or $\overline{\mathbb{Q}}$	3	8.5	3	7.5	no
<sup>t</sup> PHL	PRE OF CER	4014	3.5	11.5	3.5	10.5	ns
<sup>t</sup> PLH	CLK	Q or Q	3.5	9	3.5	8	ns
<sup>t</sup> PHL	OLIV.	4014	4.5	10.5	4.5	9	113

<sup>§</sup> For conditions shown MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuit and voltage waveforms are shown in Section 1 of the *ALS/AS Logic Data Book*, 1986.



<sup>&</sup>lt;sup>‡</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I<sub>OS</sub>. NOTE 1: I<sub>CC</sub> is measured with D, CLK, and PRE grounded, then with D, CLK, and CLR grounded.

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated