DALLAS SEMICONDUCTOR
Quad T1/E1 Transceiver (5V)
Quad T1/E1 Transceiver (3.3V)

Preliminary DS21Q552/DS21Q554 DS21Q352/DS21Q354

FEATURES

- Four (4) Completely Independent T1 or E1 Transceivers In One Small 27mm x 27mm Package
- Each Transceiver Contains a Short & Long Haul Line Interface Plus a Full Featured Framer with Alarm Detection/Generation, Elastic Stores, Hardware Based Signaling Support, Per DS0 Channel Control and HDLC Controller
- Each Multi-Chip Module (MCM) Contains Four Die of:

DS21352 (DS21Q352)

DS21552 (DS21Q552)

DS21354 (DS21Q354)

DS21554 (DS21Q554)

• Selection Guide:

	Supply	Device
T1	3.3V	DS21Q352
T1	5V	DS21Q552
E1	3.3V	DS21Q354
E1	5V	DS21Q554

- See the Specific DS21352/DS21552 and DS21354/DS21554
 Data Sheets for Details on their Feature Set and Operation
- All Four T1 or E1 Transceivers Can be Concatenated into a Single 8.192MHz Backplane Data Stream
- IEEE 1149.1 JTAG-Boundary Scan Architecture
- DS21Q352/DS21Q552 and DS21Q354/DS21Q554 are Pin Compatible to Allow the Same Footprint to Support T1 and E1 Applications
- 256-lead MCM BGA package (27mm X 27mm)
- Low Power 5V CMOS or Low Power 3.3V CMOS with 5V Tolerant Input & Outputs

DESCRIPTION


The Quad T1 and E1 Transceiver MCMs offer a high density packaging arrangement for the DS21352/DS21552 T1 Single-Chip Transceivers and the DS21354/DS21554 E1 Single-Chip Transceivers. Four silicon die of one of these devices is packaged in a Multi-Chip Module (MCM) with the electrical connections as shown in Figure 1. All of the functions available on the DS21352/DS21552 and DS21354/DS21554 are also available in the MCM packaged version however in order to minimize package size, some signals have been deleted. These differences are detailed in Table 1.

This data sheet describes the electrical connections and the mechanical dimensions only. Please see the DS21352/DS21552 and DS21354/DS21554 data sheets for full details on all of the features and the operating characteristics of the device.

Changes from Normal DS21Q352/DS21Q552 & DS21Q354/DS21Q554 Configuration Table 1

1. The following signals are not available: XTALD / 8XCLK / TESO / TDATA / RCL / RDATA

DS21Q352 / DS21Q552 / DS21Q354 / DS21Q554 Schematic Figure 1



See Connecting Page RCLKO SCT#2 RPOSO RNEGO DS21352 / DS21552 / **RCLKI** DS21354 / DS21554 RPOSI Signals Not Connected & Left Open Circuited Include: 8XCLK / XTALD / RDATA / RCL RNEGI CO **TCLKO** CI TPOSO RCLK TNEGO RLOS/LOTC TCLKI 8MCLK TPOSI RLINK TNEGI RLCLK LIUC **RCHBLK** RCHCLK TEST **BSIGE** BTS RSIG MUX RSER WR* RSYSCLK RSYNC A0 to A7/ALE RMSYMC D0/AD0 to D7/AD7 RFSYNC CS* TESO INT* TDATA JTRST TSYNC JTMS TSSYNC JTCLK TSYSCLK JTDI TSER JTDO TSIG MCLK TCLK TCHBLK RTIP TCHCLK RRING TLINK TTIP TLCLK TRING FMS DVSS RVSS TVSS

DS21Q352 / DS21Q552 / DS21Q354 / DS21Q554 Schematic Figure 1 (continued)

October 14, 1998

DVDD RVDD TVDD

See Connecting Page

See Connecting Page RCLKO SCT#3 RPOSO RNEGO DS21352 / DS21552 / **RCLKI** DS21354 / DS21554 RPOSI Signals Not Connected & Left Open Circuited Include: 8XCLK / XTALD / RDATA / RCL RNEGI CO **TCLKO** CI TPOSO RCLK TNEGO RLOS/LOTC TCLKI 8MCLK TPOSI RLINK TNEGI RLCLK LIUC **RCHBLK** RCHCLK TEST **BSIGE** BTS RSIG MUX RSER WR* RSYSCLK RSYNC A0 to A7/ALE RMSYMC D0/AD0 to D7/AD7 RFSYNC CS* TESO INT* TDATA JTRST TSYNC JTMS TSSYNC JTCLK TSYSCLK JTDI TSER JTDO TSIG MCLK TCLK TCHBLK RTIP TCHCLK RRING TLINK TTIP TLCLK TRING FMS DVSS RVSS TVSS DVDD RVDD

DS21Q352 / DS21Q552 / DS21Q354 / DS21Q554 Schematic Figure 1 (continued)

TVDD

See Connecting Page

See Connecting Page SCT#4 RPOSO RNEGO DS21352 / DS21552 / **RCLKI** DS21354 / DS21554 RPOSI Signals Not Connected & Left Open Circuited Include: 8XCLK / XTALD / RDATA / RCL RNEGI CO **TCLKO** CI TPOSO RCLK TNEGO RLOS/LOTC TCLKI 8MCLK TPOSI RLINK TNEGI RLCLK LIUC **RCHBLK** RCHCLK TEST **BSIGE** BTS RSIG MUX RSER WR* RSYSCLK RSYNC A0 to A7/ALE RMSYMC D0/AD0 to D7/AD7 RFSYNC CS* TESO INT* TDATA JTRST TSYNC JTMS TSSYNC JTCLK TSYSCLK JTDI TSER JTDO TSIG MCLK TCLK TCHBLK RTIP **TCHCLK** RRING TLINK TTIP TLCLK TRING FMS DVSS

DS21Q352 / DS21Q552 / DS21Q354 / DS21Q554 Schematic Figure 1 (continued)

RVSS TVSS DVDD RVDD TVDD

Lead Description Sorted by Symbol (leads are not finalized) Table 2

Lead	Symbol	I/O	Description
	8MCLK1	0	8.192 MHz Clock Based on RCLK1.
	8MCLK2	ō	8.192 MHz Clock Based on RCLK2.
	8MCLK3	ō	8.192 MHz Clock Based on RCLK3.
	8MCLK4	ō	8.192 MHz Clock Based on RCLK4.
	A0	l 	Address Bus Bit 0 (Isb).
	A1	li -	Address Bus Bit 1.
	A2	l i	Address Bus Bit 2.
	A3	 	Address Bus Bit 2. Address Bus Bit 3.
	A4	 	Address Bus Bit 4.
	A5	H	Address Bus Bit 5.
	A6	 	Address Bus Bit 6.
		<u> </u>	
	A7/ALE	 	Address Bus Bit 7 (msb) / Address Latch Enable.
	BTS	 	Bus Type Select (0 = Intel / 1 = Motorola),
	CI1	<u> </u>	Carry Input for Interleaved Bus Operation for SCT1.
	CI2	<u> </u>	Carry Input for Interleaved Bus Operation for SCT2.
	CI3	 	Carry Input for Interleaved Bus Operation for SCT3.
	CI4		Carry Input for Interleaved Bus Operation for SCT4.
	CO1	0	Carry Output for Interleaved Bus Operation for SCT1.
	CO2	0	Carry Output for Interleaved Bus Operation for SCT2.
	CO3	0	Carry Output for Interleaved Bus Operation for SCT3.
	CO4	0	Carry Output for Interleaved Bus Operation for SCT4.
	CS1*		Chip Select for SCT1.
	CS2*		Chip Select for SCT2.
	CS3*	1	Chip Select for SCT3.
	CS4*		Chip Select for SCT4.
	D0/AD0	I/O	Data Bus Bit 0/ Address/Data Bus Bit 0 (Isb).
	D1/AD1	I/O	Data Bus Bit 1/ Address/Data Bus Bit 1.
	D2/AD2	I/O	Data Bus Bit 2/Address/Data Bus Bit 2.
	D3/AD3	I/O	Data Bus Bit 3/Address/Data Bus Bit 3.
	D4/AD4	I/O	Data Bus Bit 4/Address/Data Bus Bit 4.
	D5/AD5	1/0	Data Bus Bit 5/Address/Data Bus Bit 5.
	D6/AD6	1/0	Data Bus Bit 6/Address/Data Bus Bit 6.
	D7/AD7	I/O	Data Bus Bit 7/Address/Data Bus Bit 7 (msb).
	DVDD	_	Digital Positive Supply.
	DVDD	_	Digital Positive Supply.
	DVDD	_	Digital Positive Supply.
	DVDD	-	Digital Positive Supply.
	DVDD	_	Digital Positive Supply.
	DVDD		Digital Positive Supply.
	DVDD	_	Digital Positive Supply.
	DVDD	_	Digital Positive Supply.
	DVDD	 	Digital Positive Supply.
	DVDD	 	Digital Positive Supply.
	DVDD	_	Digital Positive Supply.
	DVDD	_	Digital Positive Supply.
	DVDD	 	Digital Positive Supply.
	DVDD	 	Digital Positive Supply.
	DVDD	-	Digital Positive Supply. Digital Positive Supply.
	DVDD		Digital Positive Supply. Digital Positive Supply.
		-	
	DVSS	-	Digital Signal Ground
	DVSS	-	Digital Signal Ground
	DVSS		Digital Signal Ground.
	DVSS	–	Digital Signal Ground.

	1		
	DVSS	_	Digital Signal Ground.
	DVSS	_	Digital Signal Ground.
	DVSS	_	Digital Signal Ground.
	DVSS	_	Digital SIgnal Ground.
	DVSS	_	Digital Signal Ground.
	DVSS	_	Digital Signal Ground.
	DVSS	_	Digital Signal Ground.
	DVSS	_	Digital Signal Ground.
	DVSS	_	Digital Signal Ground
	DVSS	_	Digital Signal Ground
	DVSS	-	Digital Signal Ground
	DVSS	_	Digital Signal Ground
	INT*	0	Interrupt for all four SCTs.
	JTCLK	1	JTAG Clock.
	JTDI	1	JTAG Data Input.
	JTDO2	0	JTAG Data Output from SCT2.
	JTDO3	0	JTAG Data Output from SCT3.
	JTDO4	0	JTAG Data Output from SCT4.
	JTMS	l i	JTAG Test Mode Select.
	JTRST*	l i	JTAG Reset.
	LIUC	li -	Line Interface Connect for all Four SCTs.
	MCLK1	li	Master Clock for SCT1 and SCT3.
	MCLK2	li -	Master Clock for SCT2 and SCT4.
	MUX	li	Mux Bus Select.
	RCHBLK1	0	Receive Channel Block for SCT1.
	RCHBLK2	ō	Receive Channel Block for SCT2.
	RCHBLK3	ö	Receive Channel Block for SCT3.
	RCHBLK4	6	Receive Channel Block for SCT4.
	RCHCLK1	6	Receive Channel Clock for SCT1.
	RCHCLK2	6	Receive Channel Clock for SCT2.
	RCHCLK3	6	Receive Channel Clock for SCT3.
	RCHCLK4	6	Receive Channel Clock for SCT4.
	RCL1	6	Receive Carrier Loss for SCT1.
	RCL2	0	Receive Carrier Loss for SCT1. Receive Carrier Loss for SCT2.
	RCL3	6	Receive Carrier Loss for SCT3.
	RCL4	6	Receive Carrier Loss for SCT3. Receive Carrier Loss for SCT4.
	RCLKI1	ļ . —	Receive Clock Input for the LIU on SCT1.
	RCLKI1	 	
		 	Receive Clock Input for the LIU on SCT2.
	RCLKI3	1	Receive Clock Input for the LIU on SCT3.
	RCLKI4	 	Receive Clock Input for the LIU on SCT4.
<u> </u>	RCLKO1	0	Receive Clock Output from the LIU on SCT1.
	RCLKO2	0	Receive Clock Output from the LIU on SCT2.
	RCLKO3	0	Receive Clock Output from the LIU on SCT3.
<u> </u>	RCLKO4	<u> </u>	Receive Clock Output from the LIU on SCT4.
<u> </u>	RD*(DS*)		Read Input (Data Strobe)
	RFSYNC1	0	Receive Frame Sync (before the receive elastic store) for SCT1.
	RFSYNC2	0	Receive Frame Sync (before the receive elastic store) for SCT2.
	RFSYNC3	0	Receive Frame Sync (before the receive elastic store) for SCT3.
<u> </u>	RFSYNC4	0	Receive Frame Sync (before the receive elastic store) for SCT4.
	RLCLK1	0	Receive Link Clock for SCT1.
	RLCLK2	0	Receive Link Clock for SCT2.
	RLCLK3	0	Receive Link Clock for SCT3.
	RLCLK4	0	Receive Link Clock for SCT4.
	RLINK1	0	Receive Link Data for SCT1.
	RLINK2	0	Receive Link Data for SCT2.
	RLINK3	0	Receive Link Data for SCT3.
	RLINK4	0	Receive Link Data for SCT4.

	RLOS/LOTC1	О	Receive Loss Of Sync / Loss Of Transmit Clock for SCT1.
	RLOS/LOTC1	6	Receive Loss Of Sync / Loss Of Transmit Clock for SCT1. Receive Loss Of Sync / Loss Of Transmit Clock for SCT2.
	RLOS/LOTC3	0	Receive Loss Of Sync / Loss Of Transmit Clock for SCT3.
	RLOS/LOTC4	0	Receive Loss Of Sync / Loss Of Transmit Clock for SCT4.
	RMSYNC1	0	Receive Multiframe Sync for SCT1.
	RMSYNC2	0	Receive Multiframe Sync for SCT2.
	RMSYNC3	0	Receive Multiframe Sync for SCT3.
	RMSYNC4	0	Receive Multiframe Sync for SCT4.
	RNEGI1	<u> </u>	Receive Negative Data for the Framer on SCT1.
	RNEGI2		Receive Negative Data for the Framer on SCT2.
	RNEGI3	<u> </u>	Receive Negative Data for the Framer on SCT3.
	RNEGI4		Receive Negative Data for the Framer on SCT4.
	RNEGO1	0	Receive Negative Data from the LIU on SCT1.
	RNEGO2	0	Receive Negative Data from the LIU on SCT2.
	RNEGO3	0	Receive Negative Data from the LIU on SCT3.
	RNEGO4	0	Receive Negative Data from the LIU on SCT4.
	RPOSI1		Receive Positive Data for the Framer on SCT1.
	RPOSI2		Receive Positive Data for the Framer on SCT2.
	RPOSI3	I	Receive Positive Data for the Framer on SCT3.
	RPOSI4	1	Receive Positive Data for the Framer on SCT4.
	RPOSO1	0	Receive Positive Data from the LIU on SCT1.
	RPOSO2	0	Receive Positive Data from the LIU on SCT2.
	RPOSO3	ō	Receive Positive Data from the LIU on SCT3.
	RPOSO4	ō	Receive Positive Data from the LIU on SCT4.
	RRING1	l i	Receive Analog Ring Input for SCT1.
	RRING2	i i	Receive Analog Ring Input for SCT2.
	RRING3	li -	Receive Analog Ring Input for SCT3.
	RRING4	li	Receive Analog Ring Input for SCT4.
	RSER1	6	Receive Serial Data for SCT1.
	RSER2	ō	Receive Serial Data for SCT2.
	RSER3	6	Receive Serial Data for SCT3.
	RSER4	ö	Receive Serial Data for SCT4.
	RSIG1	6	Receive Signaling Output for SCT1.
	RSIG2	6	Receive Signaling Output for SCT2.
	RSIG3	6	Receive Signaling Output for SCT2. Receive Signaling Output for SCT3.
-		0	
	RSIG4		Receive Signaling Output for SCT4.
	RSIGF1	0	Receive Signaling Freeze Output for SCT1.
	RSIGF2	0	Receive Signaling Freeze Output for SCT2.
	RSIGF3	0	Receive Signaling Freeze Output for SCT3.
	RSIGF4	0	Receive Signaling Freeze Output for SCT4.
	RSYNC1	1/0	Receive Sync for SCT1.
	RSYNC2	I/O	Receive Sync for SCT2.
	RSYNC3	1/0	Receive Sync for SCT3.
	RSYNC4	I/O	Receive Sync for SCT4.
	RSYSCLK1		Receive System Clock for SCT1.
	RSYSCLK2		Receive System Clock for SCT2.
	RSYSCLK3		Receive System Clock for SCT3.
	RSYSCLK4		Receive System Clock for SCT4.
	RTIP1	1	Receive Analog Tip Input for SCT1.
	RTIP2	I	Receive Analog Tip Input for SCT2.
	RTIP3	I	Receive Analog Tip Input for SCT3.
	RTIP4	Ι	Receive Analog Tip Input for SCT4.
	RVDD	l –	Receive Analog Positive Supply.
	RVDD	–	Receive Analog Positive Supply.
	RVDD	<u> </u>	Receive Analog Positive Supply.
	RVDD	 	Receive Analog Positive Supply.
	RVSS	l <u> </u>	Receive Analog Signal Ground
L	1 . 1 7 0 0	<u> </u>	11000110 7 maiog digital diround

RVSS RVSS	_	Receive Analog Signal Ground Receive Analog Signal Ground
	_	Receive Analog Signal Ground
RVSS	_	Receive Analog Signal Ground
		Receive Analog Signal Ground
	_	Receive Analog Signal Ground
	_	Receive Analog Signal Ground
		Receive Analog Signal Ground
	_	Transmit Channel Block for SCT1.
		Transmit Channel Block for SCT2.
		Transmit Channel Block for SCT3.
		Transmit Channel Block for SCT4.
		Transmit Channel Clock for SCT1.
		Transmit Channel Clock for SCT2.
		Transmit Channel Clock for SCT3.
	0	Transmit Channel Clock for SCT4.
TCLK1	I	Transmit Clock for SCT1.
	1	Transmit Clock for SCT2.
TCLK3	1	Transmit Clock for SCT3.
TCLK4	1	Transmit Clock for SCT4.
TCLKI1	1	Transmit Clock Input for the LIU on SCT1.
	I	Transmit Clock Input for the LIU on SCT2.
TCLKI3		Transmit Clock Input for the LIU on SCT3.
TCLKI4		Transmit Clock Input for the LIU on SCT4.
TCLKO1	0	Transmit Clock Output from the Framer on SCT1.
TCLKO2	0	Transmit Clock Output from the Framer on SCT2.
TCLKO3	0	Transmit Clock Output from the Framer on SCT3.
TCLKO4	0	Transmit Clock Output from the Framer on SCT4.
TEST		Test (0 = normal operation / 1 = tri-state all outputs).
TLCLK1	0	Transmit Link Clock for SCT1.
TLCLK2	0	Transmit Link Clock for SCT2.
TLCLK3	0	Transmit Link Clock for SCT3.
TLCLK4	0	Transmit Link Clock for SCT4.
TLINK1		Transmit Link Data for SCT1.
TLINK2		Transmit Link Data for SCT2.
TLINK3		Transmit Link Data for SCT3.
TLINK4		Transmit Link Data for SCT4.
TNEGI1	ı	Transmit Negative Data Input for the LIU on SCT1.
TNEGI2		Transmit Negative Data Input for the LIU on SCT2.
TNEGI3	I	Transmit Negative Data Input for the LIU on SCT3.
TNEGI4	I	Transmit Negative Data Input for the LIU on SCT4.
TNEGO1	0	Transmit Negative Data Output from Framer on SCT1.
TNEGO2	0	Transmit Negative Data Output from Framer on SCT2.
TNEGO3	0	Transmit Negative Data Output from Framer on SCT3.
TNEGO4	0	Transmit Negative Data Output from Framer on SCT4.
TPOSI1	I	Transmit Positive Data Input for the LIU on SCT1.
TPOSI2	1	Transmit Positive Data Input for the LIU on SCT2.
TPOSI3	I	Transmit Positive Data Input for the LIU on SCT3.
TPOSI4	I	Transmit Positive Data Input for the LIU on SCT4.
TPOSO1	0	Transmit Positive Data Output from Framer on SCT1.
TPOSO2	Ō	Transmit Positive Data Output from Framer on SCT2.
TPOSO3	Ō	Transmit Positive Data Output from Framer on SCT3.
		Transmit Positive Data Output from Framer on SCT4.
TRING1		Transmit Analog Ring Output for SCT1.
TRING2	ō	Transmit Analog Ring Output for SCT2.
111111111111111111111111111111111111111		
TRING3 TRING4	0	Transmit Analog Ring Output for SCT3. Transmit Analog Ring Output for SCT4.
	TCLK2 TCLK3 TCLK4 TCLK11 TCLK12 TCLK13 TCLK14 TCLK01 TCLKO1 TCLKO2 TCLKO3 TCLKO4 TEST TLCLK1 TLCLK2 TLCLK3 TLCLK3 TLCLK4 TLINK1 TLINK2 TLINK1 TLINK2 TLINK3 TLINK4 TNEGI1 TNEGI2 TNEGI3 TNEGI4 TNEGO1 TNEGO2 TNEGO3 TNEGO4 TPOSI1 TPOSI2 TPOSO1 TPOSO2 TPOSO3 TPOSO4 TRING1	RVSS RVSS RVSS RVSS FCHBLK1 O FCHBLK2 O FCHBLK3 O FCHBLK4 O FCHCLK1 O FCHCLK2 O FCHCLK3 O FCHCLK4 I FCLK3 I FCLK4 I FCLK6 I FCCLK6 I F

TSER2		Transmit Serial Data for SCT2.
TSER3	1	Transmit Serial Data for SCT3.
TSER4	I	Transmit Serial Data for SCT4.
TSIG1	1	Transmit Signaling Input for SCT1.
TSIG2	I	Transmit Signaling Input for SCT2.
TSIG3	T	Transmit Signaling Input for SCT3.
TSIG4	1	Transmit Signaling Input for SCT4.
TSSYNC1	I	Transmit System Sync for SCT1.
TSSYNC2	1	Transmit System Sync for SCT2.
TSSYNC3	I	Transmit System Sync for SCT3.
TSSYNC4	I	Transmit System Sync for SCT4.
TSYNC1	I/O	Transmit Sync for SCT1.
TSYNC2	I/O	Transmit Sync for SCT2.
TSYNC3	I/O	Transmit Sync for SCT3.
TSYNC4	I/O	Transmit Sync for SCT4.
TSYSCLK1	I	Transmit System Clock for SCT1.
TSYSCLK2	I	Transmit System Clock for SCT2.
TSYSCLK3	1	Transmit System Clock for SCT3.
TSYSCLK4	1	Transmit System Clock for SCT4.
TTIP1	0	Transmit Analog Tip Output for SCT1.
TTIP2	0	Transmit Analog Tip Output for SCT2.
TTIP3	0	Transmit Analog Tip Output for SCT3.
TTIP4	0	Transmit Analog Tip Output for SCT4.
TVDD	_	Transmit Analog Positive Supply.
TVDD	_	Transmit Analog Positive Supply.
TVDD	_	Transmit Analog Positive Supply.
TVDD	_	Transmit Analog Positive Supply.
TVSS	_	Transmit Analog Signal Ground.
TVSS	_	Transmit Analog Signal Ground.
TVSS	_	Transmit Analog Signal Ground.
TVSS	_	Transmit Analog Signal Ground.
WR* (R/W*)	I	Write Input (Read/Write).

DS21Q352 / DS21Q552 / DS21Q354 / DS21Q554 PCB Land Pattern Figure 2

The diagram shown below is the lead pattern that will be placed on the target PCB. This is the same pattern that would be seen as viewed through the MCM from the top. The leads are yet to be assigned.

	1	2	3	4	5	6	7	8	3	9	10	11	1	2	13	14	1	5	16	17	18	19	20
A)))()()()() () (
В)))()()()()()(
С) $($	$\overline{)}$		<u>-</u>		$\tilde{\bigcirc}$)(<u> </u>	$\tilde{\bigcirc}$)(<u> </u>	$\tilde{\bigcirc}$	$\tilde{\bigcirc}$			
D					$)$ \bigcirc) ($\left(\right) \left(\right)$	$\left(\right) $	<u> </u>	$\widetilde{}$	$\widetilde{\bigcirc}$) (5) ($\widetilde{\bigcirc}$) (\leq	$\widetilde{\bigcirc}$	$\widetilde{\bigcirc}$		$\widetilde{\bigcirc}$	
Ε	$\widetilde{\bigcirc}$	$\widetilde{\bigcirc}$	$\widetilde{\bigcirc}$) $($)	*******						*******				· Samuel of	-			$\widetilde{\bigcirc}$	$\widetilde{\bigcirc}$	$\widetilde{\bigcirc}$	$\widetilde{\bigcirc}$
F	$\widetilde{\bigcirc}$	$\widetilde{\bigcirc}$	$\widetilde{\bigcirc}$) $($)															$\widetilde{\bigcirc}$	$\widetilde{\bigcirc}$	$\widetilde{\bigcirc}$	$\widetilde{\bigcirc}$
G	$\widetilde{\cap}$	\widetilde{a})															$\tilde{\cap}$	\tilde{a}	\tilde{a}	\tilde{a}
н	$\tilde{\wedge}$	\tilde{A}	\tilde{A}	$\widetilde{}$)															$\tilde{\cap}$	\tilde{A}	\tilde{A}	$\tilde{\wedge}$
J	\tilde{a}		\mathcal{A}) }															ă	\preceq	\preceq	\preceq
K	X		X		/ }																\leq	\preceq	\preceq
L	\times		\times		/ }																\preceq	\preceq	\preceq
М	\times		\geq		/ \																\leq	\leq	\leq
N	\geq		\geq		<i>)</i> \																	X	X
	\geq		\leq		<i>)</i>																\leq	\leq	\leq
P	\geq			$) \subseteq$)																\geq	\subseteq	
R _)																	\subseteq	
Т	\bigcirc) ()			~ <i>~</i>			_									\bigcirc		$\bigcup_{i=1}^{n}$	
U					$) \left(\begin{array}{c} \\ \end{array} \right)$	$\left(\left(\right) \right)$)()()(\bigcirc)(_)($\left(\left[\right] \right)$	_)		$\left(\begin{array}{c} \\ \end{array} \right)$			
٧) ())()()()(\bigcirc)()() (
W					$) \bigcirc$))()()(\bigcirc) () (\bigcirc) (
Υ) ()(16		7				16	7			16	1					

DS21Q352 / DS21Q552 / DS21Q354 / DS21Q554 Mechanical Dimensions

