

TPS6200xEVM

***Low-Power, DC-DC EVM for High-Efficiency,
Step-Down Converters***

User's Guide

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

EVM IMPORTANT NOTICE

Texas Instruments (TI) provides the enclosed product(s) under the following conditions:

This evaluation kit being sold by TI is intended for use for **ENGINEERING DEVELOPMENT OR EVALUATION PURPOSES ONLY** and is not considered by TI to be fit for commercial use. As such, the goods being provided may not be complete in terms of required design-, marketing-, and/or manufacturing-related protective considerations, including product safety measures typically found in the end product incorporating the goods. As a prototype, this product does not fall within the scope of the European Union directive on electromagnetic compatibility and therefore may not meet the technical requirements of the directive.

Should this evaluation kit not meet the specifications indicated in the EVM User's Guide, the kit may be returned within 30 days from the date of delivery for a full refund. THE FOREGOING WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY SELLER TO BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE.

The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user indemnifies TI from all claims arising from the handling or use of the goods. Please be aware that the products received may not be regulatory compliant or agency certified (FCC, UL, CE, etc.). Due to the open construction of the product, it is the user's responsibility to take any and all appropriate precautions with regard to electrostatic discharge.

EXCEPT TO THE EXTENT OF THE INDEMNITY SET FORTH ABOVE, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.

TI currently deals with a variety of customers for products, and therefore our arrangement with the user is **not exclusive**.

TI assumes **no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein**.

Please read the EVM User's Guide and, specifically, the EVM Warnings and Restrictions notice in the EVM User's Guide prior to handling the product. This notice contains important safety information about temperatures and voltages. For further safety concerns, please contact the TI application engineer.

Persons handling the product must have electronics training and observe good laboratory practice standards.

No license is granted under any patent right or other intellectual property right of TI covering or relating to any machine, process, or combination in which such TI products or services might be or are used.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

EVM WARNINGS AND RESTRICTIONS

It is important to operate this EVM with an input voltage between 1.8 V and 5.5 V.

Exceeding the specified input range may cause unexpected operation and/or irreversible damage to the EVM. If there are questions concerning the input range, please contact a TI field representative prior to connecting the input power.

Applying loads outside of the specified output range may result in unintended operation and/or possible permanent damage to the EVM. Please consult the EVM User's Guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative.

During normal operation, some circuit components may have case temperatures greater than 85°C. The EVM is designed to operate properly with certain components above 60°C as long as the input and output ranges are maintained. These components include but are not limited to linear regulators, switching transistors, pass transistors, and current sense resistors. These types of devices can be identified using the EVM schematic located in the EVM User's Guide. When placing measurement probes near these devices during operation, please be aware that these devices may be very warm to the touch.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Preface

About This Manual

This user's guide describes the TPS6200xEVM low-power, dc-dc evaluation module for high-efficiency, step-down converters.

How to Use This Manual

- ☐ Chapter 1 Introduction
- ☐ Chapter 2 Evaluation With the TPS6200xEVM
- ☐ Chapter 3 PCB Layout

Information About Cautions and Warnings

This book may contain cautions and warnings.

This is an example of a caution statement.
A caution statement describes a situation that could potentially damage your software or equipment.

This is an example of a warning statement.
A warning statement describes a situation that could potentially cause harm to you.

The information in a caution or a warning is provided for your protection. Please read each caution and warning carefully.

Related Documentation From Texas Instruments

- ☐ TPS62000 data sheet (literature number SLVS294)

Contents

1	Introduction	1-1
1.1	SLVP168-001 EVM Schematic	1-2
1.2	SLVP168-002 EVM Schematic	1-2
1.3	SLVP168 Bill of Materials	1-3
1.4	EVM Ordering Information	1-4
1.5	Setup of the EVMs	1-4
2	Evaluation With the TPS6200xEVM	2-1
2.1	Enable (EN) Jumper	2-2
2.2	Synchronization (SYNC) Jumper	2-2
2.3	Current Limit (ILIM) Jumper	2-2
2.4	Power Good (PG) Pin	2-2
3	PCB Layout	3-1
3.1	PCB Layout	3-2

Figures

1-1	TPS62000 (SLVP168-001) EVM Schematic Diagram	1-2
1-2	TPS62007 (SLVP168-002) EVM Schematic Diagram	1-2
3-1	Component Placement	3-2
3-2	Top and Bottom Layers	3-2

Tables

1-1	SLVP168 EVM Bill of Materials	1-3
1-2	EVM Ordering Information	1-4

Introduction

The Texas Instruments low-power dc-dc EVMs for high-efficiency step-down converters, TPS62000 to TPS62007, help designers evaluate these devices. The EVMs make it possible to evaluate different modes of the devices as well as the device performance.

The TPS6200x EVM is available as the TPS62000 (SLVP168–001) adjustable version set to 2.5 V and the TPS62007 (SLVP168–002), which is a fixed 3.3 V version.

If any other output voltage needs to be evaluated, the TPS62000 adjustable version can easily be set up to provide an output voltage between 0.8 V and V_I by adjusting the external resistor divider. Refer to the data sheet (SLVS294) for various fixed voltage options available for the TPS6200x. The TPS6200x has an input voltage range between 2 V and 5.5 V with an output current up to 600 mA.

Topic	Page
1.1 SLVP168-001 EVM Schematic	1-2
1.2 SLVP168-002 EVM Schematic	1-2
1.3 SLVP168 Bill of Materials	1-3
1.4 EVM Ordering Information	1-4
1.5 Setup of the EVMs	1-4

Figure 1–1. TPS62000 (SLVP168-001) EVM Schematic Diagram





Figure 1–2. TPS62007 (SLVP168-002) EVM Schematic Diagram



1.3 SLVP168 Bill of Materials

Table 1–1 lists materials required for the SLVP168 EVM.

Table 1–1. SLVP168 EVM Bill of Materials

Ref Des	–001	–002	Description	Size	Manufacturer	Part Number
C1	1	1	Capacitor, ceramic, 0.1- μ F, 16-V, X7R, 10%	1206	muRata	GRM319R71C104KA01
C2, C5	2	2	Capacitor, ceramic, 10- μ F, 6.3 V, X5R, 10%	1206	Taiyo Yuden	JMK316BJ106KL
C3	1	0	Capacitor, ceramic, 6.8-pF, 50-V, C0G, 10%	805	muRata	GRM2165C1H6R8DD01
C4	0	0	Open			
JP1, JP2, JP3	3	3	Header, 3-pin, 100 mil spacing (36-pin strip)	0.100 x 3	Sullins	PTC36SAAN
L1	1	1	Inductor, 10 μ H, 1.3-A, 65 m Ω		Sumida	CDRH5D28–100
R1	1	0	Resistor, chip, 825-k Ω , 1/16-W, 1%	1206	Std	Std
	0	1	Resistor, chip, 0- Ω , 1/16-W, 1%	1206	Std	Std
R2	1	0	Resistor, chip, 182-k Ω , 1/16-W, 1%	1206	Std	Std
R4	1	1	Resistor, chip, 470-k Ω , 1/16-W, 5%	1206	Std	Std
VIN, VOUT, PG	3	3	Test point, red, 1 mm	0.038	Farnell	240–345
GND, GNDA	2	2	Test point, black, 1 mm	0.038	Farnell	240–333
U1	1	0	IC, high-efficiency, step-down converter, adj V	DGS10	TI	TPS62000DGS
	0	1	IC, high-efficiency, step-down converter, 3.3-V	DGS10	TI	TPS62007DGS
	1	1	PCB		Any	SLVP168
	3	3	Shunt, 100-mil, black	0.100	3M	929950–00

1.4 EVM Ordering Information

Table 1–2. EVM Ordering Information

EVM Number	Description
TPS62000EVM-168	Adjustable output voltage version set to 2.5 V
TPS62007EVM-168	3.3-V Fixed output voltage version

1.5 Setup of the EVMs

It is important to establish all connections to the EVM before the power supply connected to the EVM is turned on.

- 1) Connect a power supply (2 V to 5.5 V, depending on the output voltage of the EVM) to the VIN pin and GND pin.
- 2) Connect a voltmeter to the VOUT pin and the GND1 pin.
- 3) Verify that the jumper, EN, is across pin 1 and pin 2.
- 4) Verify that the jumper, ILIM, is across pin 1 and pin 2.
- 5) Verify that the jumper, SYNC, is across pin 1 and pin 2.
- 6) Turn on the power supply and verify the output voltage.

Evaluation With the TPS6200xEVM

This chapter details the evaluation process and features of the EVM. For this purpose, a load is connected to the output pin VOUT and GND1, which allows the load current to be adjusted between 0 mA and 600 mA.

For accurate output voltage and input voltage measurements, it is important to measure the voltage on the input and output voltage terminals with kelvin contacts or with a voltmeter connected directly to the input voltage or output voltage terminals. This eliminates any measurement errors related to voltage drops along the input and output terminal wires connected to the power supply or load.

The EVM has additional pads to allow the user to assemble an additional output capacitor, C4, onto the PCB for further evaluation purposes.

Topic	Page
2.1 Enable (EN) Jumper	2-2
2.2 Synchronization (SYNC) Jumper	2-2
2.3 Current Limit (ILIM) Jumper	2-2
2.4 Power Good (PG) Pin	2-2

2.1 Enable (EN) Jumper

This jumper is used to enable the device. Connecting the EN pin to VIN (e.g. set jumper, EN, across pin 1 and pin 2) enables the part.

2.2 Synchronization (SYNC) Jumper

This jumper is used to force the device into low noise fixed frequency pulse width modulation (PWM) mode by setting the jumper across pin 2 and pin 3. Setting the jumper across pin 1 and pin 2 enables the power save mode where the device enters a pulse frequency modulation mode (PFM) at light to medium load currents, thus reducing quiescent current and switching frequency to a minimum to achieve highest efficiency over the entire load current range. The operation of the different modes can be best observed by monitoring the L pin (pin 9), which is connected to the inductor.

Additionally an external clock between 500 kHz and 1 MHz with a CMOS logic level signal can be applied to pin 2 in order to synchronize the converter to an external clock.

2.3 Current Limit (ILIM) Jumper

Connecting the jumper across pin 1 and pin 2 will force the device to operate with a typical switch current limit of 1200 mA. Connecting the jumper across pin 2 and pin 3 forces a typical switch current limit 600 mA for low current applications. This reduces the short circuit current and allows the use of the smallest inductor size.

2.4 Power Good (PG) Pin

The PG pin is an open drain output with a pullup resistor, R4, connected to the output. The signal on this pin goes high as soon as the output voltage is greater than typically 94.5% of the nominal voltage. The signal goes low as soon as the output voltage falls below typically 92% of the nominal value.

PCB Layout

As for all switch mode power supplies, the PCB layout is a very important step in the power supply design process. The following figures show the layout for the adjustable and fixed output voltage EVMs. Please refer to the data sheet (SLVS294) for further layout guidelines.

Topic	Page
3.1 PCB Layout	3-2

3.1 PCB Layout

Figure 3–1. Component Placement






Figure 3–2. Top and Bottom Layers



TOP LAYER



BOTTOM LAYER