
SCCS030A - MAY 1994 - REVISED OCTOBER 2001

- Function, Pinout, and Drive Compatible With FCT and F Logic
- Reduced V<sub>OH</sub> (Typically = 3.3 V) Versions of Equivalent FCT Functions
- **Edge-Rate Control Circuitry for** Significantly Improved Noise Characteristics
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- **Matched Rise and Fall Times**
- Fully Compatible With TTL Input and **Output Logic Levels**
- 3-State Outputs
- **ESD Protection Exceeds JESD 22** 
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)
- **Separation Controls for Data Flow in Each** Direction
- **Back-to-Back Latches for Storage**
- CY54FCT543T
  - 48-mA Output Sink Current
  - 12-mA Output Source Current
- CY74FCT543T
  - 64-mA Output Sink Current
  - 32-mA Output Source Current

#### CY54FCT543T . . . D PACKAGE CY74FCT543T...Q OR SO PACKAGE (TOP VIEW)



## description

The 'FCT543T octal latched transceivers contain two sets of eight D-type latches with separate latch-enable (LEAB, LEBA) and output-enable (OEAB, OEBA) inputs for each set to permit independent control of input and output in either direction of data flow. For data flow from A to B, for example, the A-to-B enable (CEAB) input must be low in order to enter data from A or to take data from B, as indicated in the function table. With CEAB low, a low signal on the A-to-B latch-enable (LEAB) input makes the A-to-B latches transparent; a subsequent low-to-high transition of the LEAB signal puts the A latches in the storage mode and their outputs no longer change with the A inputs. With CEAB and OEAB low, the 3-state B-output buffers are active and reflect the data present at the output of the A latches. Control of data from B to A is similar, but uses CEBA, LEBA, and OEBA inputs.

These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCCS030A - MAY 1994 - REVISED OCTOBER 2001

#### **PIN DESCRIPTION**

NAME	DESCRIPTION
OEAB	A-to-B output-enable input (active low)
OEBA	B-to-A output-enable input (active low)
CEAB	A-to-B enable input (active low)
CEBA	B-to-A enable input (active low)
LEAB	A-to-B latch-enable input (active low)
LEBA	B-to-A latch-enable input (active low)
Α	A-to-B data inputs or B-to-A 3-state outputs
В	B-to-A data inputs or A-to-B 3-state outputs

### **ORDERING INFORMATION**

TA	PACI	KAGE†	SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QSOP – Q Tape and reel		5.3	CY74FCT543CTQCT	FCT543C
	SOIC - SO	Tube	5.3	CY74FCT543CTSOC	FCT543C
	3010 - 30	Tape and reel	5.3	CY74FCT543CTSOCT	FC1543C
	QSOP - Q	Tape and reel	6.5	CY74FCT543ATQCT	FCT543A
–40°C to 85°C	SOIC - SO	Tube		CY74FCT543ATSOC	FCT543A
	3010 - 30	Tape and reel	6.5	CY74FCT543ATSOCT	FC1543A
	QSOP - Q	Tape and reel	8.5	CY74FCT543TQCT	FCT543
	SOIC - SO	Tube	8.5	CY74FCT543TSOC	FCT543
	30IC = 30	Tape and reel	8.5	CY74FCT543TSOCT	FC1543
-55°C to 125°C	CDIP – D	Tube	10	CY54FCT543TDMB	
-33 C to 125 C	CDIF - D	Tube	10	CY54FCT543TLMB	

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

### **FUNCTION TABLE**‡

	INPUTS		LATCH	OUTPUT
CEAB	LEAB	OEAB	А ТО В§	В
Н	Х	Х	Storing	Z
Х	Н	Χ	Storing	Х
Х	Χ	Н	X	Z
L	L	L	Transparent	Current A inputs
L	Н	L	Storing	Previous A inputs

H = High logic level, L = Low logic level, X = Don't care,




Z = High-impedance state

<sup>‡</sup> A-to-B data flow shown; B-to-A flow control is the same, except uses CEBA, LEBA, and OEBA.

<sup>§</sup> Before LEAB low-to-high transition

### logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range to ground potential	$\dots$ -0.5 V to 7 V
DC input voltage range	$\dots$ -0.5 V to 7 V
DC output voltage range	$\dots$ -0.5 V to 7 V
DC output current (maximum sink current/pin)	120 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 1): Q package	61°C/W
SO package	46°C/W
Ambient temperature range with power applied, T <sub>A</sub>	-65°C to 135°C
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions (see Note 2)

		CY:	54FCT54	3T	CY	74FCT54	3T	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
٧ <sub>IL</sub>	Low-level input voltage			0.8			0.8	V
Іон	High-level output current			-12			-32	mA
loL	Low-level output current			48			64	mA
TA	Operating free-air temperature	-55		125	-40		85	°C

NOTE 2: All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation.



NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

SCCS030A - MAY 1994 - REVISED OCTOBER 2001

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

BARAMETER	TEST COMPLETIONS	CY5	4FCT54	I3T	CY	74FCT54	3T	
PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
Viiis	$V_{CC} = 4.5 \text{ V}, \qquad I_{IN} = -18 \text{ mA}$		-0.7	-1.2				V
VIK	$V_{CC} = 4.75 \text{ V}, \qquad I_{IN} = -18 \text{ mA}$					-0.7	-1.2	V
	$V_{CC} = 4.5 \text{ V}, \qquad I_{OH} = -12 \text{ mA}$	2.4	3.3					
Vон	V <sub>CC</sub> = 4.75 V				2			V
	$I_{OH} = -15 \text{ mA}$				2.4	3.3		
VOL	$V_{CC} = 4.5 \text{ V}, \qquad I_{OL} = 48 \text{ mA}$		0.3	0.55				٧
VOL	$V_{CC} = 4.75 \text{ V}, \qquad I_{OL} = 64 \text{ mA}$					0.3	0.55	V
$V_{hys}$	All inputs		0.2			0.2		V
II	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} = V_{CC}$			5				μA
'1	$V_{CC} = 5.25 \text{ V}, \qquad V_{IN} = V_{CC}$						5	μΛ
l	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} = 2.7 \text{ V}$			±1				μA
ЧН	$V_{CC} = 5.25 \text{ V}, \qquad V_{IN} = 2.7 \text{ V}$						±1	μΛ
IIL	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} = 0.5 \text{ V}$			±1				μA
'IL	$V_{CC} = 5.25 \text{ V}, \qquad V_{IN} = 0.5 \text{ V}$						±1	μΛ
IOZH	$V_{CC} = 5.5 \text{ V}, \qquad V_{OUT} = 2.7 \text{ V}$			10				μA
'OZH	$V_{CC} = 5.25 \text{ V}, \qquad V_{OUT} = 2.7 \text{ V}$						10	μιτ
lozL	$V_{CC} = 5.5 \text{ V}, \qquad V_{OUT} = 0.5 \text{ V}$			-10				μA
'OZL	$V_{CC} = 5.25 \text{ V}, \qquad V_{OUT} = 0.5 \text{ V}$						-10	μιτ
los‡	$V_{CC} = 5.5 \text{ V}, \qquad V_{OUT} = 0 \text{ V}$	-60	-120	-225				mA
108+	$V_{CC} = 5.25 \text{ V}, \qquad V_{OUT} = 0 \text{ V}$				-60	-120	-225	ША
l <sub>off</sub>	$V_{CC} = 0 \text{ V}, \qquad V_{OUT} = 4.5 \text{ V}$			±1			±1	μΑ
Icc	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} \le 0.2 \text{ V}, \qquad V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.1	0.2				mA
.00	$V_{CC} = 5.25 \text{ V}, \qquad V_{IN} \le 0.2 \text{ V}, \qquad V_{IN} \ge V_{CC} - 0.2 \text{ V}$					0.1	0.2	, \
Δlcc	$V_{CC} = 5.5 \text{ V}, V_{IN} = 3.4 \text{ V}$ , $f_1 = 0$ , Outputs open		0.5	2				mA
<u> </u>	$V_{CC} = 5.25 \text{ V}, V_{IN} = 3.4 \text{ V}$ , $f_1 = 0$ , Outputs open					0.5	2	1117 (
loos¶	$V_{CC}$ = 5.5 V, Outputs open, One input switching at 50% duty cycle, CEAB and OEAB = low, CEBA = high, $V_{IN} \le 0.2 \text{ V or } V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.06	0.12				mA/
ICCD¶	$\begin{split} &V_{CC} = 5.25 \text{ V}, \text{ Outputs open,} \\ &\underbrace{\text{One input switching at 50\% duty cycle,}} \\ &\underbrace{\text{CEAB}} \text{ and } \underbrace{\text{OEAB}} = \text{low, } \underbrace{\text{CEBA}} = \text{high,} \\ &V_{IN} \leq 0.2 \text{ V or } V_{IN} \geq V_{CC} - 0.2 \text{ V} \end{split}$					0.06	0.12	MHz

<sup>&</sup>lt;sup>†</sup> Typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, IOS tests should be performed last.

<sup>§</sup> Per TTL-driven input (V<sub>IN</sub> = 3.4 V); all other inputs at V<sub>CC</sub> or GND

<sup>¶</sup> This parameter is derived for use in total power-supply calculations.

SCCS030A - MAY 1994 - REVISED OCTOBER 2001

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

DADAMETED	_	TOT CONDITION	c	CY	54FCT54	3T	CY	74FCT54	3T	LINIT
PARAMETER	I	EST CONDITION	3	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
	V <sub>CC</sub> = 5.5 V,	One bit switching at f <sub>1</sub> = 5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.7	1.4				
	f <sub>0</sub> = 10 MHz, Outputs open,	at 50% duty cycle	V <sub>IN</sub> = 3.4 V or GND		1.2	3.4				
	$\overline{CEAB}$ and $\overline{OEAB}$ = low, $\overline{CEBA}$ = high, $\overline{f_0}$ = $\overline{LEAB}$ = 10 MHz	Eight bits switching at f <sub>1</sub> = 5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		2.8	5.6				
lc#		at 50% duty cycle	V <sub>IN</sub> = 3.4 V or GND		5.1	14.6				mA
IC	V <sub>CC</sub> = 5.25 V,	One bit switching at f <sub>1</sub> = 5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$					0.7	1.4	ША
	f <sub>0</sub> = 10 MHz, Outputs open,	at 50% duty cycle	V <sub>IN</sub> = 3.4 V or GND					1.2	3.4	
	$\overline{CEAB}$ and $\overline{OEAB}$ = low, $\overline{CEBA}$ = high, $\overline{f_0}$ = $\overline{LEAB}$ = 10 MHz	Eight bits switching at f <sub>1</sub> = 5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$					2.8	5.6	
		at 50% duty cycle	V <sub>IN</sub> = 3.4 V or GND					5.1	14.6	
C <sub>i</sub>					5	10		5	10	pF
Co					9	12		9	12	pF

<sup>&</sup>lt;sup>†</sup> Typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

 $\Delta I_{CC}$  = Power-supply current for a TTL high input ( $V_{IN} = 3.4 \text{ V}$ )

D<sub>H</sub> = Duty cycle for TTL inputs high N<sub>T</sub> = Number of TTL inputs at D<sub>H</sub>

ICCD = Dynamic current caused by an input transition pair (HLH or LHL)

f<sub>0</sub> = Clock frequency for registered devices, otherwise zero

f<sub>1</sub> = Input signal frequency

N<sub>1</sub> = Number of inputs changing at f<sub>1</sub>

All currents are in milliamperes and all frequencies are in megahertz.

Values for these conditions are examples of the I<sub>CC</sub> formula.

# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

	PARAMETER	CY54FC	CY54FCT543T		CY74FCT543T		CY74FCT543AT		CY74FCT543CT	
	FARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>W</sub>	Pulse duration, LEAB or LEBA	5		5		5		5		ns
t <sub>su</sub>	Setup time, data before $\overline{LEAB}\ \downarrow\ or\ \overline{LEBA}\ \downarrow$	3		2		2		2		ns
t <sub>h</sub>	Hold time, data after LEAB↓ or LEBA↓	2		2		2		2		ns



<sup>#</sup> IC = ICC +  $\triangle$ ICCDHNT + ICCD(f<sub>0</sub>/2 + f<sub>1</sub>N<sub>1</sub>) ICC = Quiescent current with CMOS input levels


# CY54FCT543T, CY74FCT543T 8-BIT LATCHED REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS SCCS030A – MAY 1994 – REVISED OCTOBER 2001

## switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	то	CY54FC	T543T	CY74FC	T543T	CY74FC1	543AT	CY74FCT	543CT	UNIT
FARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	ONIT
<sup>t</sup> PLH	A or B	B or A	2	10	2.5	8.5	2.5	6.5	2.5	5.3	ns
<sup>t</sup> PHL	AOIB	BOIA	2	10	2.5	8.5	2.5	6.5	2.5	5.3	115
<sup>t</sup> PLH	LEBA or LEAB	A or B	2.5	14	2.5	12.5	2.5	8	2.5	7	ns
<sup>t</sup> PHL	LEBA OI LEAD	AOIB	2.5	14	2.5	12.5	2.5	8	2.5	7	115
<sup>t</sup> PZH	OEBA or OEAB	A or B	2	14	2	12	2	9	2	8	ns
<sup>t</sup> PZL	OLBA OI OLAB	AOIB	2	14	2	12	2	9	2	8	115
<sup>t</sup> PZH	CEBA or CEAB	A or B	2	14	2	12	2	9	2	8	ns
<sup>t</sup> PZL	CEBA OI CEAB	AOIB	2	14	2	12	2	9	2	8	115
<sup>t</sup> PHZ	OEBA or OEAB	A or B	2	13	2	9	2	7.5	2	6.5	ns
<sup>t</sup> PLZ	OEDA UI OEAB	AUID	2	13	2	9	2	7.5	2	6.5	115
<sup>t</sup> PHZ	CEBA or CEAB	A or B	2	13	2	9	2	7.5	2	6.5	20
t <sub>PLZ</sub>	CEDA UI CEAB	AUID	2	13	2	9	2	7.5	2	6.5	ns



#### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





25-Sep-2013

### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9222101M3A	ACTIVE	LCCC	FK	28	1	TBD	POST-PLATE	(3) N / A for Pkg Type	-55 to 125	5962- 9222101M3A CY54FCT 543TLMB	Samples
5962-9222101MLA	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9222101ML A CY54FCT543TDMB	Samples
CY54FCT543TDMB	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9222101ML A CY54FCT543TDMB	Samples
CY54FCT543TLMB	ACTIVE	LCCC	FK	28	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9222101M3A CY54FCT 543TLMB	Samples
CY74FCT543ATQCT	ACTIVE	SSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT543A	Samples
CY74FCT543ATQCTE4	ACTIVE	SSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT543A	Samples
CY74FCT543ATQCTG4	ACTIVE	SSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT543A	Samples
CY74FCT543ATSOC	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT543A	Samples
CY74FCT543ATSOCE4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT543A	Samples
CY74FCT543ATSOCG4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT543A	Samples
CY74FCT543CTQCT	ACTIVE	SSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT543C	Samples
CY74FCT543CTQCTE4	ACTIVE	SSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT543C	Samples
CY74FCT543CTQCTG4	ACTIVE	SSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT543C	Samples
CY74FCT543TQCT	ACTIVE	SSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT543	Samples





25-Sep-2013

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
CY74FCT543TQCTE4	ACTIVE	SSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT543	Samples
CY74FCT543TQCTG4	ACTIVE	SSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT543	Samples
CY74FCT543TSOC	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT543	Samples
CY74FCT543TSOCE4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT543	Samples
CY74FCT543TSOCG4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT543	Samples
CY74FCT543TSOCT	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT543	Samples
CY74FCT543TSOCTE4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT543	Samples
CY74FCT543TSOCTG4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT543	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



## **PACKAGE OPTION ADDENDUM**

25-Sep-2013

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION


www.ti.com 16-Aug-2012

## TAPE AND REEL INFORMATION

### **REEL DIMENSIONS**








A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### TAPE AND REEL INFORMATION

\*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CY74FCT543ATQCT	SSOP	DBQ	24	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT543CTQCT	SSOP	DBQ	24	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT543TQCT	SSOP	DBQ	24	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT543TSOCT	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1

www.ti.com 16-Aug-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CY74FCT543ATQCT	SSOP	DBQ	24	2500	367.0	367.0	38.0
CY74FCT543CTQCT	SSOP	DBQ	24	2500	367.0	367.0	38.0
CY74FCT543TQCT	SSOP	DBQ	24	2500	367.0	367.0	38.0
CY74FCT543TSOCT	SOIC	DW	24	2000	367.0	367.0	45.0

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>