

Features

- Integrated analog input Class D audio amplifier driver in a small 16 pin package
- Floating inputs enable easy half bridge implementation
- Programmable bidirectional over-current protection with self-reset function
- Programmable preset deadtime for improved THD performances
- Start and stop click noise reduction
- High noise immunity
- ± 100 V ratings deliver up to 500 W in output power
- Operates up to 800 kHz
- RoHS compliant

Product Summary


V_{OFFSET} (max)		± 100 V
Gate driver	Io+	1.0 A
	Io -	1.2 A
Selectable Deadtime		25/40/65/105 ns
OC protection delay (max)		500 ns
DC offset		<20 mV
PWM frequency		~800 kHz
Error amplifier open loop gain		>60 dB
THD+N* (1kHz, 50W, 4 Ω)		0.01 %
Residual Noise* (AES-17 Filter)		200 μ Vrms

* measured with recommended circuit

Typical Applications

- Home theater systems
- Mini component stereo systems
- Powered speaker systems
- General purpose audio power amplifiers

Package Options



Typical Connection Diagram




Table of Contents	Page
Description	3
Simplified Block Diagram	4
Typical Application Diagram	4
Qualification Information	5
Absolute Maximum Ratings	6
Recommended Operating Conditions	7
Electrical Characteristics	8
Waveform Definitions	10
Functional Block Diagram	11
Input/Output Pin Equivalent Circuit Diagram	12
Lead Definitions	13
Lead Assignments	13
Package Details	14
Tape and Reel Details	16
Part Marking Information	17
Ordering Information	18


Description

The IRS2092 is a high voltage, high performance Class D audio amplifier driver with PWM modulator and protection. In conjunction with two external MOSFET and a few external components, a complete Class D audio amplifier with protection can be realized.


International Rectifier's proprietary noise isolation technology allows high current gate drive stage and high speed low noise error amplifier reside on a single small silicon die.

Open elements of PWM modulator section allow flexible PWM topology implementation.

Simplified Block Diagram



Typical Application Diagram



Refer to IRAUDAMP5 reference design for details.

Qualification Information[†]

Qualification Level		Industrial ^{††} (per JEDEC JESD 47E)	
		Comments: This IC has passed JEDEC's Industrial qualification. IR's Consumer qualification level is granted by extension of the higher Industrial level.	
Moisture Sensitivity Level		SOIC16N	MSL3 ^{†††} (per IPC/JEDEC J-STD-020C)
		DIP16	
ESD	Machine Model	Class B (per JEDEC standard JESD22-A114D)	
	Human Body Model	Class 2 (per EIA/JEDEC standard EIA/JESD22-A115-A)	
	Charged Device Model	Class IV (per JEDEC standard JESD22-C101C)	
IC Latch-Up Test		Class I, Level A (per JESD78A)	
RoHS Compliant		Yes	

† Qualification standards can be found at International Rectifier's web site <http://www.irf.com/>

†† Higher qualification ratings may be available should the user have such requirements. Please contact your International Rectifier sales representative for further information.

††† Higher MSL ratings may be available for the specific package types listed here. Please contact your International Rectifier sales representative for further information.

Absolute Maximum Ratings

Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM; all currents are defined positive into any lead. The Thermal Resistance and Power Dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition	Min	Max	Units
V_B	High side floating supply voltage	-0.3	220	V
V_S	High side floating supply voltage (Note2)	$V_B - 20$	$V_B + 0.3$	
V_{HO}	High side floating output voltage	$V_S - 0.3$	$V_B + 0.3$	
V_{CSH}	CSH pin input voltage	$V_S - 0.3$	$V_B + 0.3$	
V_{CC}	Low side fixed supply voltage (Note2)	-0.3	20	
V_{LO}	Low side output voltage	-0.3	$V_{CC} + 0.3$	
V_{AA}	Floating input positive supply voltage (Note2)	(See I_{AAZ})	210	
V_{SS}	Floating input negative supply voltage (Note2)	-1 (See I_{SSZ})	GND + 0.3	
V_{GND}	Floating input supply ground voltage	$V_{SS} - 0.3$ (See I_{SSZ})	$V_{AA} + 0.3$ (See I_{AAZ})	
I_{IN-}	Inverting input current (Note1)	---	± 3	mA
V_{CSD}	SD pin input voltage	$V_{SS} - 0.3$	$V_{AA} + 0.3$	V
V_{COMP}	COMP pin input voltage	$V_{SS} - 0.3$	$V_{AA} + 0.3$	
V_{DT}	DT pin input voltage	-0.3	$V_{CC} + 0.3$	
V_{OCSET}	OCSET pin input voltage	-0.3	$V_{CC} + 0.3$	
I_{AAZ}	Floating input positive supply zener clamp current (Note2)	---	20	mA
I_{SSZ}	Floating input negative supply zener clamp current (Note2)	---	20	
I_{CCZ}	Low side supply zener clamp current (Note3)	---	10	
I_{BSZ}	Floating supply zener clamp current (Note3)	---	10	
I_{OREF}	Reference output current	---	5	
dV_S/dt	Allowable V_S voltage slew rate	---	50	V/ns
dV_{SS}/dt	Allowable V_{SS} voltage slew rate (Note3)	---	50	V/ms
Pd	Maximum power dissipation @ $T_A \leq +25^\circ\text{C}$	SOIC16N	1.0	W
		DIP16	1.6	
R_{thJA}	Thermal resistance, Junction to ambient	SOIC16N	115	$^\circ\text{C}/\text{W}$
		DIP16	75	
T_J	Junction Temperature	---	150	$^\circ\text{C}$
T_S	Storage Temperature	-55	150	$^\circ\text{C}$
T_L	Lead temperature (soldering, 10 seconds)	---	300	$^\circ\text{C}$

Note1: $IN-$ contains clamping diode to GND.

Note2: $V_{DD} - IN+$, GND - V_{SS} , $V_{CC} - COM$ and $V_B - V_S$ contain internal shunt zener diodes. Please note that the voltage ratings of these can be limited by the clamping current.

Note3: For the rising and falling edges of step signal of 10 V. $V_{SS} = 15\text{ V}$ to 200 V.

Recommended Operating Conditions

For proper operation, the device should be used within the recommended conditions below. The V_S and COM offset ratings are tested with supplies biased at $V_{AA}-V_{SS}=10\text{ V}$, $V_{CC}=12\text{ V}$ and $V_B-V_S=12\text{ V}$. All voltage parameters are absolute voltages referenced to COM; all currents are defined positive into any lead.

Symbol	Definition	Min.	Max.	Units
V_B	High side floating supply absolute voltage	$V_S + 10$	$V_S + 18$	V
V_S	High side floating supply offset voltage	(Note 1)	200	
I_{AAZ}	Floating input positive supply zener clamp current	1	11	mA
I_{SSZ}	Floating input negative supply zener clamp current	1	11	
V_{SS}	Floating input supply absolute voltage	0	200	V
V_{HO}	High side floating output voltage	V_S	V_B	
V_{CC}	Low side fixed supply voltage	10	18	
V_{LO}	Low side output voltage	0	V_{CC}	
V_{GND}	GND pin input voltage	V_{SS} (Note 3)	V_{AA} (Note 3)	
V_{IN-}	Inverting input voltage	$V_{GND} - 0.5$	$V_{GND} + 0.5$	
V_{CSD}	CSD pin input voltage	V_{SS}	V_{AA}	
V_{COMP}	COMP pin input voltage	V_{SS}	V_{AA}	
C_{COMP}	COMP pin phase compensation capacitor to GND	1	-	nF
V_{DT}	DT pin input voltage	0	V_{CC}	V
I_{OREF}	Reference output current to COM (Note 2)	0.3	0.8	mA
V_{OCSET}	OCSET pin input voltage	0.5	5	V
V_{CSH}	CSH pin input voltage	V_S	V_B	
dV_{SS}/dt	Allowable V_{SS} voltage slew rate upon power-up (Note4)	-	50	V/ms
I_{PW}	Input pulse width	10 (Note 5)	-	ns
f_{SW}	Switching Frequency	-	800	kHz
T_A	Ambient Temperature	-40	125	°C

Note 1: Logic operational for V_S equal to -5 V to $+200\text{ V}$. Logic state held for V_S equal to -5 V to $-V_{BS}$.

Note 2: Nominal voltage for V_{REF} is 5.1 V . I_{OREF} of $0.3 - 0.8\text{ mA}$ dictates total external resistor value on V_{REF} to be $6.3\text{ k}\Omega$ to $16.7\text{ k}\Omega$.

Note 3: GND input voltage is limited by I_{AAZ} and I_{SSZ} .

Note 4: V_{SS} ramps up from 0 V to 200 V .

Note 5: Output logic status may not respond correctly if input pulse width is smaller than the minimum pulse width.

Electrical Characteristics

$V_{CC}, V_{BS} = 12\text{ V}$, $V_{SS} = V_S = \text{COM} = 0\text{ V}$, $V_{AA} = 10\text{ V}$, $C_L = 1\text{ nF}$ and $T_A = 25\text{ }^\circ\text{C}$ unless otherwise specified.

Symbol	Definition	Min	Typ	Max	Units	Test Conditions
Low Side Supply						
UV _{CC+}	V _{CC} supply UVLO positive threshold	8.4	8.9	9.4	V	
UV _{CC-}	V _{CC} supply UVLO negative threshold	8.2	8.7	9.2		
UV _{CCHYS}	UV _{CC} hysteresis	-	0.2	-		
I _{QCC}	Low side quiescent current	-	-	3	mA	V _{DT} =V _{CC}
V _{CLAMPL}	Low side zener diode clamp voltage	19.6	20.4	21.6	V	I _{CC} =5 mA
High Side Floating Supply						
UV _{BS+}	High side well UVLO positive threshold	8.0	8.5	9.0	V	
UV _{BS-}	High side well UVLO negative threshold	7.8	8.3	8.8		
UV _{BSHYS}	UV _{BS} hysteresis	-	0.2	-		
I _{QBS}	High side quiescent current	-	-	1	mA	
I _{LKH}	High to Low side leakage current	-	-	50	μA	V _B =V _S =200 V
V _{CLAMPH}	High side zener diode clamp voltage	19.6	20.4	21.6	V	I _{BS} =5 mA
Floating Input Supply						
UV _{AA+}	VA+, VA- floating supply UVLO positive threshold from V _{SS}	8.2	8.7	9.2	V	V _{SS} =0 V, GND pin floating
UV _{AA-}	VA+, VA- floating supply UVLO negative threshold from V _{SS}	7.7	8.2	8.7		V _{SS} =0 V, GND pin floating
UV _{AAHYS}	UV _{AA} hysteresis	-	0.5	-		V _{SS} =0 V, GND pin floating
I _{QAA0}	Floating Input positive quiescent supply current	-	0.5	2	mA	V _{AA} =10 V, V _{SS} =0 V, V _{CSD} =VSS
I _{QAA1}	Floating Input positive quiescent supply current	-	8	11		V _{AA} =10 V, V _{SS} =0 V, V _{CSD} =VAA
I _{QAA2}	Floating Input positive quiescent supply current	-	8	11		V _{AA} =10 V, V _{SS} =0 V, V _{CSD} =GND
I _{LKM}	Floating input side to Low side leakage current	-	-	50	μA	V _{AA} =V _{SS} =V _{GND} =100 V
V _{CLAMPM+}	V _{AA} floating supply zener diode clamp voltage, positive, with respect to GND	6.0	7.0	8.0	V	I _{AA} =5 mA, I _{SS} =5 mA, V _{GND} =0 V, V _{CSD} =VSS
V _{CLAMPM-}	V _{SS} floating supply zener diode clamp voltage, negative, with respect to GND	-8.0	-7.0	-6.0		I _{AA} =5 mA, I _{SS} =5 mA, V _{GND} =0 V, V _{CSD} =VSS
Audio Input (V _{GND} =0, V _{AA} =5V, V _{SS} =-5V)						
V _{OS}	Input offset voltage	-15	0	15	mV	
I _{BIN}	Input bias current	-	-	40	nA	
BW	Small signal bandwidth	-	9	-	MHz	C _{COMP} =2 nF, R _f =3.3 kΩ
V _{COMP}	OTA Output voltage	V _{AA} -1	-	V _{SS} +1	V	
g _m	OTA transconductance	-	100	-	mS	V _{IN} =10 mV
G _V	OTA gain	60	-	-	dB	
V _{Nrms}	OTA input noise voltage	-	250	-	mVrms	BW=20 kHz, Resolution BW=22 Hz Fig.5
SR	Slew rate	-	±5	-	V/us	C _{COMP} =1 nF
CMRR	Common-mode rejection ratio	-	60	-	dB	
PSRR	Supply voltage rejection ratio	-	65	-		
PWM comparator						
V _{thPWM}	PWM comparator threshold in COMP	-	(V _{AA} -V _{SS})/2	-	V	
f _{OTA}	COMP pin star-up local oscillation	0.7	1.0	1.5	MHz	V _{CSD} =GND

	frequency					
--	-----------	--	--	--	--	--

Protection						
V _{REF}	Reference output voltage	4.8	5.1	5.4	V	I _{OREF} =0.5 mA
V _{thOCL}	Low side OC threshold in Vs	1.1	1.2	1.3		OCSET=1.2 V, Fig.6
V _{thOCH}	High side OC threshold in V _{CSH}	1.1+ Vs	1.2+ Vs	1.3+ Vs		Vs=200 V,
V _{th1}	CSD pin shutdown release threshold	0.62xV _{AA}	0.70xV _{AA}	0.78xV _{AA}		
V _{th2}	CSD pin self reset threshold	0.26xV _{AA}	0.30xV _{AA}	0.34xV _{AA}		
I _{CSD+}	CSD pin discharge current	70	100	130	μA	V _{CSD} = V _{SS} +5 V
I _{CSD-}	CSD pin charge current	70	100	130		V _{CSD} = V _{SS} +5 V
t _{SD}	Shutdown propagation delay from V _{CSD} > V _{SS} + V _{thOCH} to Shutdown	-	-	250	ns	
t _{OCH}	Propagation delay time from V _{CSH} > V _{thOCH} to Shutdown	-	-	500		Fig.3
t _{OCL}	Propagation delay time from Vs> V _{thOCL} to Shutdown	-	-	500		Fig.4
Gate Driver						
I _{o+}	Output high short circuit current (Source)	-	1.0	-	A	V _o =0 V, PW≤10 μs
I _{o-}	Output low short circuit current (Sink)	-	1.2	-	A	V _o =12 V, PW≤10 μs
V _{OL}	Low level out put voltage LO – COM, HO - VS	-	-	0.1	V	I _o =0 A
V _{OH}	High level out put voltage VCC – LO, VB - HO	-	-	1.4		
t _{on}	High and low side turn-on propagation delay	-	360	-	ns	V _{DT} = V _{CC}
t _{off}	High and low side turn-off propagation delay	-	335	-		V _{DT} = V _{CC}
t _r	Turn-on rise time	-	20	50		
t _f	Turn-off fall time	-	15	35		
DT1	Deadtime: LO turn-off to HO turn-on (DT _{LO-HO}) & HO turn-off to LO turn-on (DT _{HO-LO})	15	25	35		V _{DT} >V _{DT1} ,
DT2	Deadtime: LO turn-off to HO turn-on (DT _{LO-HO}) & HO turn-off to LO turn-on (DT _{HO-LO})	25	40	55		V _{DT1} >V _{DT} > V _{DT2} ,
DT3	Deadtime: LO turn-off to HO turn-on (DT _{LO-HO}) & HO turn-off to LO turn-on (DT _{HO-LO})	50	65	85		V _{DT2} >V _{DT} > V _{DT3} ,
DT4	Deadtime: LO turn-off to HO turn-on (DT _{LO-HO}) & HO turn-off to LO turn-on (DT _{HO-LO})V _{DT} = V _{DT4}	85	105	135		V _{DT3} >V _{DT} > V _{DT4} ,
V _{DT1}	DT mode select threshold 2	0.51xVcc	0.57xVcc	0.63xVcc	V	
V _{DT2}	DT mode select threshold 3	0.32xVcc	0.36xVcc	0.40xVcc		
V _{DT3}	DT mode select threshold 4	0.21xVcc	0.23xVcc	0.25xVcc		

Waveform Definitions




Figure 1: Switching Time Waveform Definitions




Figure 2: CSD to Shutdown Waveform Definitions




Figure 3: $V_S > V_{th_{OCL}}$ to Shutdown Waveform




Figure 4: $V_{CSH} > V_{th_{OCH}}$ to Shutdown Waveform









Figure 5: OTA input noise voltage measurement circuit

Functional Block Diagram: IRS2092




Input/Output Pin Equivalent Circuit Diagrams: IRS2092



Lead Definitions: IRS2092


Pin #	Symbol	Description
1	VAA	Floating input positive supply
2	GND	Floating input supply return
3	IN-	Analog inverting input
4	COMP	Phase compensation input, comparator input
5	CSD	Shutdown timing capacitor
6	VSS	Floating input negative supply
7	VREF	5V reference voltage to program OCSET pin
8	OCSET	Low side over current threshold setting
9	DT	Deadtime program input
10	COM	Low side supply return
11	LO	Low side output
12	VCC	Low side supply
13	VS	High side floating supply return
14	HO	High side output
15	VB	High side floating supply
16	CSH	High side over current sensing input

Lead Assignments



PDIP16 and SOIC16N

Package Details: PDIP16




NOTES:

- 1 DIMENSIONING & TOLERANCING PER ANSI Y14.5M-1982.
- 2 CONTROLLING DIMENSION: INCH.
- 3 DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- 4 OUTLINE CONFORMS TO JEDEC OUTLINE MS-001AA.

- 5 MEASURED WITH THE LEADS CONSTRAINED TO BE PERPENDICULAR TO DATUM PLANE C.
- 6 DIMENSION DOES NOT INCLUDE MOLD PROTUSIONS. MOLD PROTUSIONS SHALL NOT EXCEED 0.25 [.010].

Package Details: SOIC16N




NOTES:

1. DIMENSIONING & TOLERANCING PER ANSI Y14.5M-1982.
2. CONTROLLING DIMENSION: MILLIMETER
3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
4. OUTLINE CONFORMS TO JEDEC OUTLINE MS-012AC.


- ⑤ DIMENSION IS THE LENGTH OF LEAD FOR SOLDERING TO A SUBSTRATE.
- ⑥ DIMENSION DOES NOT INCLUDE MOLD PROTUSIONS. MOLD PROTUSIONS SHALL NOT EXCEED 0.15 [0.006].

Tape and Reel Details: SOIC16N



CARRIER TAPE DIMENSION FOR 16SOICN


Code	Metric		Imperial	
	Min	Max	Min	Max
A	7.90	8.10	0.311	0.318
B	3.90	4.10	0.153	0.161
C	15.70	16.30	0.618	0.641
D	7.40	7.60	0.291	0.299
E	6.40	6.60	0.252	0.260
F	10.20	10.40	0.402	0.409
G	1.50	n/a	0.059	n/a
H	1.50	1.60	0.059	0.062



REEL DIMENSIONS FOR 16SOICN

Code	Metric		Imperial	
	Min	Max	Min	Max
A	329.60	330.25	12.976	13.001
B	20.95	21.45	0.824	0.844
C	12.80	13.20	0.503	0.519
D	1.95	2.45	0.767	0.096
E	98.00	102.00	3.858	4.015
F	n/a	22.40	n/a	0.881
G	18.50	21.10	0.728	0.830
H	16.40	18.40	0.645	0.724

Part Marking Information



Ordering Information

Base Part Number	Package Type	Standard Pack		Complete Part Number
		Form	Quantity	
IRS2092	PDIP16	Tube/Bulk	25	IRS2092PBF
	SOIC16N	Tube/Bulk	45	IRS2092SPBF
		Tape and Reel	2500	IRS2092STRPBF

The information provided in this document is believed to be accurate and reliable. However, International Rectifier assumes no responsibility for the consequences of the use of this information. International Rectifier assumes no responsibility for any infringement of patents or of other rights of third parties which may result from the use of this information. No license is granted by implication or otherwise under any patent or patent rights of International Rectifier. The specifications mentioned in this document are subject to change without notice. This document supersedes and replaces all information previously supplied.

For technical support, please contact IR's Technical Assistance Center

<http://www.irf.com/technical-info/>

WORLD HEADQUARTERS:

233 Kansas St., El Segundo, California 90245
Tel: (310) 252-7105

Revision History

Date	Comment
09/24/07	Original document (Rev.5.0)
09/28/07	Correct minor errors. (Rev.5.3)
9/23/08	Changed FOSC max from 1.3MHz to 1.5Mhz
2/13/09	Corrected typo in Vth1, Vth2 (VDD->VAA)