

Features

- Single Voltage for Read and Write: 2.7V to 3.6V (BV), 3.0V to 3.6V (LV)
- Fast Read Access Time - 120 ns
- Internal Program Control and Timer
- 16K bytes Boot Block With Lockout
- Fast Chip Erase Cycle Time - 10 seconds
- Byte-by-Byte Programming - 30 μ s/Byte Typical
- Hardware Data Protection
- $\overline{\text{DATA}}$ Polling For End Of Program Detection
- Low Power Dissipation
 - 25 mA Active Current
 - 50 μ A CMOS Standby Current
- Typical 10,000 Write Cycles
- Small Packaging
 - 8 x 8 mm CBGA
 - 8 x 14 mm V-TSOP

Description

The AT49BV/LV040 are 3-volt-only, 4-megabit Flash memories organized as 524,288 words of 8-bits each. Manufactured with Atmel's advanced nonvolatile CMOS technology, the devices offer access times to 120 ns with power dissipation of just 90 mW over the commercial temperature range. When the device is deselected, the CMOS standby current is less than 50 μ A.


The device contains a user-enabled "boot block" protection feature. Two versions of the feature are available: the AT49BV/LV040 locates the boot block at lowest order addresses ("bottom boot"); the AT49BV/LV040T locates it at highest order addresses ("top boot").

(continued)


Pin Configurations

Pin Name	Function
A0 - A18	Addresses
$\overline{\text{CE}}$	Chip Enable
$\overline{\text{OE}}$	Output Enable
$\overline{\text{WE}}$	Write Enable
I/O0 - I/O7	Data Inputs/Outputs


CBGA Top View



PLCC Top View



V - TSOP Top View (8 x 14 mm) or
T - TSOP Top View (8 x 20 mm)



4-Megabit (512K x 8) Single 2.7-volt *Battery-Voltage*TM Flash Memory

AT49BV040
AT49BV040T
AT49LV040
AT49LV040T




To allow for simple in-system reprogrammability, the AT49BV/LV040 does not require high input voltages for programming. Three-volt-only commands determine the read and programming operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT49BV/LV040 is performed by erasing the entire 4 megabits of memory and then programming on a byte-by-byte basis. The typical byte programming time is a fast 30 μ s. The end of a program cycle can be optionally detected by the $\overline{\text{DATA}}$ polling feature. Once the end of a byte program cycle has been detected, a new

access for a read or program can begin. The typical number of program and erase cycles is in excess of 10,000 cycles.

The optional 16K bytes boot block section includes a reprogramming write lock out feature to provide data integrity. The boot sector is designed to contain user secure code, and when the feature is enabled, the boot sector is permanently protected from being reprogrammed.

Block Diagram



Device Operation

READ: The AT49BV/LV040 is accessed like an EPROM. When $\overline{\text{CE}}$ and $\overline{\text{OE}}$ are low and $\overline{\text{WE}}$ is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever $\overline{\text{CE}}$ or $\overline{\text{OE}}$ is high. This dual-line control gives designers flexibility in preventing bus contention.

ERASURE: Before a byte can be reprogrammed, the 512K bytes memory array (or 496K bytes if the boot block featured is used) must be erased. The erased state of the memory bits is a logical "1". The entire device can be erased at one time by using a 6-byte software code. The software chip erase code consists of 6-byte load commands to specific address locations with a specific data pattern (please refer to the Chip Erase Cycle Waveforms).

After the software chip erase has been initiated, the device will internally time the erase operation so that no external clocks are required. The maximum time needed to erase the whole chip is t_{EC} . If the boot block lockout feature has been enabled, the data in the boot sector will not be erased.

BYTE PROGRAMMING: Once the memory array is erased, the device is programmed (to a logical "0") on a byte-by-byte basis. Please note that a data "0" cannot be programmed back to a "1"; only erase operations can convert

"0"s to "1"s. Programming is accomplished via the internal device command register and is a 4 bus cycle operation (please refer to the Command Definitions table). The device will automatically generate the required internal program pulses.

The program cycle has addresses latched on the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CE}}$, whichever occurs last, and the data latched on the rising edge of $\overline{\text{WE}}$ or $\overline{\text{CE}}$, whichever occurs first. Programming is completed after the specified t_{BP} cycle time. The $\overline{\text{DATA}}$ polling feature may also be used to indicate the end of a program cycle.

BOOT BLOCK PROGRAMMING LOCKOUT: The device has one designated block that has a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. The size of the block is 16K bytes. This block, referred to as the boot block, can contain secure code that is used to bring up the system. Enabling the lockout feature will allow the boot code to stay in the device while data in the rest of the device is updated. This feature does not have to be activated; the boot block's usage as a write protected region is optional to the user. The address range of the AT49BV/LV040 boot block is 00000H to 03FFFFH while the address range of the AT49BV/LV040T boot block is 7C000H to 7FFFFH.

Once the feature is enabled, the data in the boot block can no longer be erased or programmed. Data in the main memory block can still be changed through the regular programming method. To activate the lockout feature, a series of six program commands to specific addresses with specific data must be performed. Please refer to the Command Definitions table.

BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine if programming of the boot block section is locked out. When the device is in the software product identification mode (see Software Product Identification Entry and Exit sections) a read from address location 00002H will show if programming the boot block is locked out. If the data on I/O0 is low, the boot block can be programmed; if the data on I/O0 is high, the program lockout feature has been activated and the block cannot be programmed. The software product identification code should be used to return to standard operation.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel.

It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT49BV/LV040 features $\overline{\text{DATA}}$ polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. $\overline{\text{DATA}}$ polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to $\overline{\text{DATA}}$ polling the AT49BV/LV040 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT49BV/LV040 in the following ways: (a) V_{CC} sense: if V_{CC} is below 1.8V (typical), the program function is inhibited. (b) Program inhibit: holding any one of $\overline{\text{OE}}$ low, $\overline{\text{CE}}$ high or $\overline{\text{WE}}$ high inhibits program cycles. (c) Noise filter: pulses of less than 15 ns (typical) on the $\overline{\text{WE}}$ or $\overline{\text{CE}}$ inputs will not initiate a program cycle.

INPUT LEVELS: While operating with a 2.7V to 3.6V power supply, the address inputs and control inputs (OE, CE and WE) may be driven from 0 to 5.5V without adversely affecting the operation of the device. The I/O lines can only be driven from 0 to $V_{CC} + 0.6V$.

Command Definition (in Hex)

Command Sequence	Bus Cycles	1st Bus Cycle		2nd Bus Cycle		3rd Bus Cycle		4th Bus Cycle		5th Bus Cycle		6th Bus Cycle	
		Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read	1	Addr	D _{OUT}										
Chip Erase	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	5555	10
Byte Program	4	5555	AA	2AAA	55	5555	A0	Addr	D _{IN}				
Boot Block Lockout ⁽¹⁾	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	5555	40
Product ID Entry	3	5555	AA	2AAA	55	5555	90						
Product ID Exit ⁽²⁾	3	5555	AA	2AAA	55	5555	F0						
Product ID Exit ⁽²⁾	1	XXXX	F0										

- Notes:
1. The 16K byte boot sector has the address range 00000H to 03FFFH for the AT49BV/LV040 and 7C000H to 7FFFFH for the AT49BV/LV040T.
 2. Either one of the Product ID exit commands can be used.

Absolute Maximum Ratings*

Temperature Under Bias	-55°C to +125°C
Storage Temperature	-65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground	-0.6V to +6.25V
All Output Voltages with Respect to Ground	-0.6V to V _{CC} + 0.6V
Voltage on $\overline{OE}$ with Respect to Ground	-0.6V to + 13.5V

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC and AC Operating Range

		AT49BV/LV040-12	AT49BV/LV040-15	AT49BV/LV040-20
Operating Temperature (Case)	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C
	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
V _{CC} Power Supply		2.7V to 3.6V/3.0V to 3.6V	2.7V to 3.6V/3.0V to 3.6V	2.7V to 3.6V/3.0V to 3.6V

Operating Modes

Mode	$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	Ai	I/O
Read	V _{IL}	V _{IL}	V _{IH}	Ai	D _{OUT}
Program ⁽²⁾	V _{IL}	V _{IH}	V _{IL}	Ai	D _{IN}
Standby/Write Inhibit	V _{IH}	X ⁽¹⁾	X	X	High Z
Program Inhibit	X	X	V _{IH}		
Program Inhibit	X	V _{IL}	X		
Output Disable	X	V _{IH}	X		High Z
Product Identification					
Hardware	V _{IL}	V _{IL}	V _{IH}	A1 - A18 = V _{IL} , A9 = V _H , ⁽³⁾ A0 = V _{IL}	Manufacturer Code ⁽⁴⁾
				A1 - A18 = V _{IL} , A9 = V _H , ⁽³⁾ A0 = V _{IH}	Device Code ⁽⁴⁾
Software ⁽⁵⁾				A0 = V _{IL} , A1 - A18 = V _{IL}	Manufacturer Code ⁽⁴⁾
				A0 = V _{IH} , A1 - A18 = V _{IL}	Device Code ⁽⁴⁾

- Notes:
1. X can be V_{IL} or V_{IH}.
 2. Refer to AC Programming Waveforms.
 3. V_H = 12.0V ± 0.5V.
 4. Manufacturer Code: 1FH
Device Code: 13H (AT49BV/LV040), 12H (AT49BV/LV040T).
 5. See details under Software Product Identification Entry/Exit.

DC Characteristics


Symbol	Parameter	Condition	Min	Typ	Max	Units
I _{LI}	Input Load Current	V _{IN} = 0V to V _{CC}			10	μA
I _{LO}	Output Leakage Current	V _{I/O} = 0V to V _{CC}			10	μA
I _{SB1}	V _{CC} Standby Current CMOS	$\overline{CE}$ = V _{CC} - 0.3V to V _{CC}			50	μA
I _{SB2}	V _{CC} Standby Current TTL	$\overline{CE}$ = 2.0V to V _{CC}			1	mA
I _{CC} ⁽¹⁾	V _{CC} Active Current	f = 5 MHz; I _{OUT} = 0 mA, V _{CC} = 3.6V		12	25	mA
V _{IL}	Input Low Voltage				0.8	V
V _{IH}	Input High Voltage		2.0			V
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA			0.45	V
V _{OH}	Output High Voltage	I _{OH} = -100 μA; V _{CC} = 3.0V	2.4			V

- Note:
1. In the erase mode, I_{CC} is 50 mA.

AC Read Characteristics


Symbol	Parameter	AT49BV/LV040-12		AT49BV/LV040-15		AT49BV/LV040-20		Units
		Min	Max	Min	Max	Min	Max	
t_{ACC}	Address to Output Delay		120		150		200	ns
$t_{CE}^{(1)}$	$\overline{CE}$ to Output Delay		120		150		200	ns
$t_{OE}^{(2)}$	$\overline{OE}$ to Output Delay	0	50	0	70	0	80	ns
$t_{DF}^{(3)(4)}$	$\overline{CE}$ or $\overline{OE}$ to Output Float	0	30	0	40	0	50	ns
t_{OH}	Output Hold from $\overline{OE}$, $\overline{CE}$ or Address, whichever comes first	0		0		0		ns

AC Read Waveforms⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾



- Notes:
- $\overline{CE}$ may be delayed up to $t_{ACC} - t_{CE}$ after the address transition without impact on t_{ACC} .
 - $\overline{OE}$ may be delayed up to $t_{CE} - t_{OE}$ after the falling edge of $\overline{CE}$ without impact on t_{CE} or by $t_{ACC} - t_{OE}$ after an address change without impact on t_{ACC} .
 - t_{DF} is specified from $\overline{OE}$ or $\overline{CE}$ whichever occurs first (CL = 5 pF).
 - This parameter is characterized and is not 100% tested.

Input Test Waveforms and Measurement level



$$t_R, t_F < 5 \text{ ns}$$


Pin Capacitance

(f = 1 MHz, T = 25°C)⁽¹⁾

	Typ	Max	Units	Conditions
C_{IN}	4	6	pF	$V_{IN} = 0V$
C_{OUT}	8	12	pF	$V_{OUT} = 0V$

- Note:
- This parameter is characterized and is not 100% tested.

Output test Load




AC Byte Load Characteristics


Symbol	Parameter	Min	Max	Units
t_{AS}, t_{OES}	Address, $\overline{OE}$ Set-up Time	0		ns
t_{AH}	Address Hold Time	100		ns
t_{CS}	Chip Select Set-up Time	0		ns
t_{CH}	Chip Select Hold Time	0		ns
t_{WP}	Write Pulse Width ($\overline{WE}$ or $\overline{CE}$)	200		ns
t_{DS}	Data Set-up Time	100		ns
t_{DH}, t_{OEh}	Data, $\overline{OE}$ Hold Time	0		ns
t_{WPH}	Write Pulse Width High	200		ns

AC Byte Load Waveforms

$\overline{WE}$ Controlled




$\overline{CE}$ Controlled




Program Cycle Characteristics

Symbol	Parameter	Min	Typ	Max	Units
t_{BP}	Byte Programming Time		30	50	μs
t_{AS}	Address Set-up Time	0			ns
t_{AH}	Address Hold Time	100			ns
t_{DS}	Data Set-up Time	100			ns
t_{DH}	Data Hold Time	0			ns
t_{WP}	Write Pulse Width	200			ns
t_{WPH}	Write Pulse Width High	200			ns
t_{EC}	Erase Cycle Time			10	seconds

Program Cycle Waveforms



Chip Erase Cycle Waveforms




Note: $\overline{OE}$ must be high only when $\overline{WE}$ and $\overline{CE}$ are both low.

Data Polling Characteristics⁽¹⁾

Symbol	Parameter	Min	Typ	Max	Units
t_{DH}	Data Hold Time	0			ns
$t_{OE\bar{H}}$	$\overline{OE}$ Hold Time	10			ns
t_{OE}	$\overline{OE}$ to Output Delay ⁽²⁾				ns
t_{WR}	Write Recovery Time	0			ns

- Notes: 1. These parameters are characterized and not 100% tested.
2. See t_{OE} spec in AC Read Characteristics.

Data Polling Waveforms




Toggle Bit Characteristics⁽¹⁾

Symbol	Parameter	Min	Typ	Max	Units
t_{DH}	Data Hold Time	0			ns
$t_{OE\bar{H}}$	$\overline{OE}$ Hold Time	10			ns
t_{OE}	$\overline{OE}$ to Output Delay ⁽²⁾				ns
t_{OEHP}	$\overline{OE}$ High Pulse	150			ns
t_{WR}	Write Recovery Time	0			ns


- Notes: 1. These parameters are characterized and not 100% tested.
2. See t_{OE} spec in AC Read Characteristics.

Toggle Bit Waveforms⁽¹⁾⁽²⁾⁽³⁾




- Notes: 1. Toggling either $\overline{OE}$ or $\overline{CE}$ or both $\overline{OE}$ and $\overline{CE}$ will operate toggle bit. The t_{OEHP} specification must be met by the toggling input(s).
2. Beginning and ending state of I/O6 will vary.
3. Any address location may be used but the address should not vary.

Software Product Identification Entry⁽¹⁾




Software Product Identification Exit⁽¹⁾



Notes for software product identification:

1. Data Format: I/O7 - I/O0 (Hex);
Address Format: A14 - A0 (Hex).
2. A1 - A18 = VIL.
Manufacture Code is read for A0 = VIL;
Device Code is read for A0 = VIH.
3. The device does not remain in identification mode if powered down.
4. The device returns to standard operation mode.
5. Manufacturer Code: 1FH
Device Code: 13H (AT49BV/LV040), 12H (AT49BV/LV040T).

Boot Block Lockout Feature Enable Algorithm⁽¹⁾



Notes for boot block lockout feature enable:

1. Data Format: I/O7 - I/O0 (Hex);
Address Format: A14 - A0 (Hex).
2. Boot block lockout feature enabled.

Ordering Information

t_{ACC} (ns)	I_{CC} (mA)		Ordering Code	Package	Operation Range
	Active	Standby			
150	25	0.05	AT49BV040-15CC AT49BV040-15JC AT49BV040-15TC AT49BV040-15VC	42C1 32J 32T 32V	Commercial (0°C to 70°C)
	25	0.05	AT49BV040-15CI AT49BV040-15JI AT49BV040-15TI AT49BV040-15VI	42C1 32J 32T 32V	Industrial (-40°C to 85°C)
200	25	0.05	AT49BV040-20CC AT49BV040-20JC AT49BV040-20TC AT49BV040-20VC	42C1 32J 32T 32V	Commercial (0°C to 70°C)
	25	0.05	AT49BV040-20CI AT49BV040-20JI AT49BV040-20TI AT49BV040-20VI	42C1 32J 32T 32V	Industrial (-40°C to 85°C)
150	25	0.05	AT49BV040T-15CC AT49BV040T-15JC AT49BV040T-15TC AT49BV040T-15VC	42C1 32J 32T 32V	Commercial (0°C to 70°C)
	25	0.05	AT49BV040T-15CI AT49BV040T-15JI AT49BV040T-15TI AT49BV040T-15VI	42C1 32J 32T 32V	Industrial (-40°C to 85°C)
200	25	0.05	AT49BV040T-20CC AT49BV040T-20JC AT49BV040T-20TC AT49BV040T-20VC	42C1 32J 32T 32V	Commercial (0°C to 70°C)
	25	0.05	AT49BV040T-20CI AT49BV040T-20JI AT49BV040T-20TI AT49BV040T-20VI	42C1 32J 32T 32V	Industrial (-40°C to 85°C)

Package Type	
32J	32-Lead, Plastic J-Leaded Chip Carrier Package (PLCC)
32T	32-Lead, Plastic Thin Small Outline Package (TSOP) 8 x 20 mm
32V	32-Lead, Plastic Thin Small Outline Package (TSOP) 8 x 14 mm
42C1	42-Ball, Plastic Chip-Scale Ball Grid Array (CBGA) 8 x 8 mm



Ordering Information

t _{ACC} (ns)	I _{CC} (mA)		Ordering Code	Package	Operation Range
	Active	Standby			
150	25	0.05	AT49LV040-15CC AT49LV040-15JC AT49LV040-15TC AT49LV040-15VC	42C1 32J 32T 32V	Commercial (0°C to 70°C)
	25	0.05	AT49LV040-15CI AT49LV040-15JI AT49LV040-15TI AT49LV040-15VI	42C1 32J 32T 32V	Industrial (-40°C to 85°C)
200	25	0.05	AT49LV040-20CC AT49LV040-20JC AT49LV040-20TC AT49LV040-20VC	42C1 32J 32T 32V	Commercial (0°C to 70°C)
	25	0.05	AT49LV040-20CI AT49LV040-20JI AT49LV040-20TI AT49LV040-20VI	42C1 32J 32T 32V	Industrial (-40°C to 85°C)
150	25	0.05	AT49LV040T-15CC AT49LV040T-15JC AT49LV040T-15TC AT49LV040T-15VC	42C1 32J 32T 32V	Commercial (0°C to 70°C)
	25	0.05	AT49LV040T-15CI AT49LV040T-15JI AT49LV040T-15TI AT49LV040T-15VI	42C1 32J 32T 32V	Industrial (-40°C to 85°C)
200	25	0.05	AT49LV040T-20CC AT49LV040T-20JC AT49LV040T-20TC AT49LV040T-20VC	42C1 32J 32T 32V	Commercial (0°C to 70°C)
	25	0.05	AT49LV040T-20CI AT49LV040T-20JI AT49LV040T-20TI AT49LV040T-20VI	42C1 32J 32T 32V	Industrial (-40°C to 85°C)

Package Type	
32J	32-Lead, Plastic J-Leaded Chip Carrier Package (PLCC)
32T	32-Lead, Plastic Thin Small Outline Package (TSOP) 8 x 20 mm
32V	32-Lead, Plastic Thin Small Outline Package (TSOP) 8 x 14 mm
42C1	42-Ball, Plastic Chip-Scale Ball Grid Array (CBGA) 8 x 8 mm