

BLF6G22-180PN; BLF6G22LS-180PN

Power LDMOS transistor

Rev. 5 — 12 July 2013

Product data sheet

1. Product profile

1.1 General description

180 W LDMOS power transistor for base station applications at frequencies from 2000 MHz to 2200 MHz.

Table 1. Typical performance

RF performance at $T_{case} = 25^\circ\text{C}$ in a common source class-AB production test circuit.

Mode of operation	f (MHz)	V_{DS} (V)	$P_{L(AV)}$ (W)	G_p (dB)	η_D (%)	ACPR (dBc)
2-carrier W-CDMA	2110 to 2170	32	50	17.5	27.5	-35 ^[1]

[1] Test signal: 3GPP; test model 1; 64 DPCH; PAR = 7.5 dB at 0.01 % probability on CCDF per carrier; carrier spacing 5 MHz.

CAUTION



This device is sensitive to ElectroStatic Discharge (ESD). Therefore care should be taken during transport and handling.

1.2 Features and benefits

- Typical 2-carrier W-CDMA performance at frequencies of 2110 MHz and 2170 MHz, a supply voltage of 32 V and an I_{Dq} of 1600 mA:
 - ◆ Average output power = 50 W
 - ◆ Power gain = 17.5 dB (typ)
 - ◆ Efficiency = 27.5 %
 - ◆ ACPR = -35 dBc
- Easy power control
- Integrated ESD protection
- Excellent ruggedness
- High efficiency
- Excellent thermal stability
- Designed for broadband operation (2000 MHz to 2200 MHz)
- Internally matched for ease of use
- Qualified up to a supply voltage of 32 V



- Compliant to Directive 2002/95/EC, regarding Restriction of Hazardous Substances (RoHS)

1.3 Applications

- RF power amplifiers for W-CDMA base stations and multicarrier applications in the 2000 MHz to 2200 MHz frequency range

2. Pinning information

Table 2. Pinning

Pin	Description	Simplified outline	Symbol
BLF6G22-180PN (SOT539A)			
1	drain1		
2	drain2		
3	gate1		
4	gate2		
5	source	[1]	
BLF6G22LS-180PN (SOT539B)			
1	drain1		
2	drain2		
3	gate1		
4	gate2		
5	source	[1]	

[1] Connected to flange.

3. Ordering information

Table 3. Ordering information

Type number	Package		
	Name	Description	Version
BLF6G22-180PN	-	flanged balanced LDMOST ceramic package; 2 mounting holes; 4 leads	SOT539A
BLF6G22LS-180PN	-	earless flanged balanced LDMOST ceramic package; 4 leads	SOT539B

4. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DS}	drain-source voltage		-	65	V
V_{GS}	gate-source voltage		-0.5	+13	V
T_{stg}	storage temperature		-65	+150	°C
T_{case}	case temperature		-	150	°C
T_j	junction temperature		-	225	°C

5. Thermal characteristics

Table 5. Thermal characteristics

Symbol	Parameter	Conditions	Type	Typ	Unit
$R_{th(j-case)}$	thermal resistance from junction to case	$T_{case} = 80 \text{ }^{\circ}\text{C}$; $P_{L(AV)} = 50 \text{ W}$	BLF6G22-180PN BLF6G22LS-180PN	0.45 0.38	K/W

6. Characteristics

Table 6. Characteristics

$T_j = 25 \text{ }^{\circ}\text{C}$ per section; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{(BR)DSS}$	drain-source breakdown voltage	$V_{GS} = 0 \text{ V}$; $I_D = 0.5 \text{ mA}$	65	-	-	V
$V_{GS(th)}$	gate-source threshold voltage	$V_{DS} = 10 \text{ V}$; $I_D = 144 \text{ mA}$	1.575	1.9	2.3	V
V_{GSq}	gate-source quiescent voltage	$V_{DS} = 32 \text{ V}$; $I_D = 800 \text{ mA}$	1.725	2.1	2.45	V
I_{DSS}	drain leakage current	$V_{GS} = 0 \text{ V}$				
		$V_{DS} = 28 \text{ V}$	-	-	3	μA
		$V_{DS} = 60 \text{ V}$	-	-	5	μA
I_{DSX}	drain cut-off current	$V_{GS} = V_{GS(th)} + 3.75 \text{ V}$; $V_{DS} = 10 \text{ V}$	-	25	-	A
I_{GSS}	gate leakage current	$V_{GS} = 11 \text{ V}$; $V_{DS} = 0 \text{ V}$	-	-	300	nA
g_{fs}	forward transconductance	$V_{DS} = 10 \text{ V}$; $I_D = 7.2 \text{ A}$	-	10	-	S
$R_{DS(on)}$	drain-source on-state resistance	$V_{GS} = V_{GS(th)} + 3.75 \text{ V}$; $I_D = 5 \text{ A}$	-	0.1	0.165	Ω

7. Application information

Table 7. Application information

Mode of operation: 2-carrier W-CDMA; PAR 7.5 dB at 0.01 % probability on CCDF; 3GPP test model 1; 1 to 64 PDPCH; $f_1 = 2112.5$ MHz; $f_2 = 2117.5$ MHz; $f_3 = 2162.5$ MHz; $f_4 = 2167.5$ MHz; RF performance at $V_{DS} = 32$ V; $I_{Dq} = 1600$ mA; $T_{case} = 25$ °C; unless otherwise specified; in a class-AB production test circuit.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
G_p	power gain	$P_{L(AV)} = 50$ W	16.3	17.5	18.7	dB
RL_{in}	input return loss	$P_{L(AV)} = 50$ W	-	-10	-6.5	dB
η_D	drain efficiency	$P_{L(AV)} = 50$ W	25	27.5	-	%
ACPR	adjacent channel power ratio	$P_{L(AV)} = 50$ W	-	-35	-33	dBc


Table 8. Application information


Mode of operation: 1-carrier W-CDMA; PAR 7.5 dB at 0.01 % probability on CCDF; 3GPP test model 1; 1 to 64 PDPCH; $f_1 = 2162.5$ MHz; $f_2 = 2167.5$ MHz; RF performance at $V_{DS} = 32$ V; $I_{Dq} = 1600$ mA; $T_{case} = 25$ °C; unless otherwise specified; in a class-AB production test circuit.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
PAR_O	output peak-to-average ratio	$P_{L(AV)} = 115$ W; at 0.01 % probability on CCDF	4.05	4.5	-	dB

7.1 Ruggedness in class-AB operation


The BLF6G22-180PN and BLF6G22LS-180PN are capable of withstanding a load mismatch corresponding to $VSWR = 10 : 1$ through all phases under the following conditions: $V_{DS} = 28$ V; $I_{Dq} = 1600$ mA; $P_L = 180$ W (CW); $f = 2170$ MHz.






$V_{DS} = 32$ V; $I_{Dq} = 1600$ mA; $f_1 = 2170$ MHz;
 $f_2 = 2170.1$ MHz.

Fig 2. Two-tone CW power gain and drain efficiency as functions of peak envelope load power; typical values




$V_{DS} = 32$ V; $I_{Dq} = 1600$ mA; $f_1 = 2170$ MHz;
 $f_2 = 2170.1$ MHz.

Fig 3. Two-tone intermodulation distortion as a function of peak envelope load power; typical values




$V_{DS} = 32$ V; $I_{Dq} = 1600$ mA; $f_1 = 2162.5$ MHz; $f_2 = 2167.5$ MHz; carrier spacing 5 MHz.

Fig 4. 2-carrier W-CDMA power gain and drain efficiency as functions of average load power; typical values




$V_{DS} = 32$ V; $I_{Dq} = 1600$ mA; $f_1 = 2162.5$ MHz; $f_2 = 2167.5$ MHz; carrier spacing 5 MHz.

Fig 5. 2-carrier W-CDMA adjacent channel power ratio as function of average load power; typical values



$V_{DS} = 32$ V; $I_{Dq} = 1600$ mA; $f_1 = 2157.5$ MHz; $f_2 = 2167.5$ MHz; carrier spacing 10 MHz.


Fig 6. 2-carrier W-CDMA power gain and drain efficiency as functions of average load power; typical values




$V_{DS} = 32$ V; $I_{Dq} = 1600$ mA; $f_1 = 2157.5$ MHz; $f_2 = 2167.5$ MHz; carrier spacing 10 MHz.

Fig 7. 2-carrier W-CDMA adjacent channel power ratio and third order intermodulation distortion as functions of average load power; typical values

8. Test information





Striplines are on a double copper-clad Rogers R04350 Printed-Circuit Board (PCB) with $\epsilon_r = 3.5$ and thickness = 0.76 mm.

See [Table 9](#) for list of components.

Fig 9. Component layout for 2110 MHz and 2170 MHz test circuit

Table 9. List of components

For test circuit, see [Figure 8](#) and [Figure 9](#).

Component	Description	Value	Remarks
C1, C3, C5	ATC multilayer ceramic chip capacitor	10 pF	[1]
C2, C8, C16	TDK multilayer ceramic chip capacitor	4.7 μ F	
C4, C6	TDK multilayer ceramic chip capacitor	220 nF	
C7, C14	ATC multilayer ceramic chip capacitor	10 pF	[2]
C9	electrolytic capacitor	220 μ F; 63 V	
C10, C11, C15	Murata ceramic chip capacitor	100 nF	
C12	ATC multilayer ceramic chip capacitor	15 pF	[2]
C13	ATC multilayer ceramic chip capacitor	0.3 pF	[1]
R1	chip resistor	33 Ω	
R2, R3	chip resistor	5.6 Ω	


[1] American technical ceramics type 100B or capacitor of same quality.

[2] American technical ceramics type 180R or capacitor of same quality.

9. Package outline

Flanged balanced ceramic package; 2 mounting holes; 4 leads

SOT539A



DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)

UNIT	A	b	c	D	D ₁	e	E	E ₁	F	H	H ₁	L	p	Q	q	U ₁	U ₂	w ₁	w ₂	w ₃
mm	4.7	11.81	0.18	31.55	31.52	13.72	9.50	9.53	1.75	17.12	25.53	3.48	3.30	2.26	35.56	41.28	10.29	0.25	0.51	0.25
	4.2	11.56	0.10	30.94	30.96		9.30	9.27	1.50	16.10	25.27	2.97	3.05	2.01	41.02	10.03				
inches	0.185	0.465	0.007	1.242	1.241	0.540	0.374	0.375	0.069	0.674	1.005	0.137	0.130	0.089	1.400	1.625	0.405	0.010	0.020	0.010
	0.165	0.455	0.004	1.218	1.219		0.366	0.365	0.059	0.634	0.995	0.117	0.120	0.079						

Note

1. millimeter dimensions are derived from the original inch dimensions.

2. recommended screw pitch dimension of 1.52 inch (38.6 mm) based on M3 screw.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT539A						10-02-02 12-05-02

Fig 10. Package outline SOT539A

Earless flanged balanced ceramic package; 4 leads

SOT539B




Fig 11. Package outline SOT539B

10. Abbreviations

Table 10. Abbreviations

Acronym	Description
3GPP	3rd Generation Partnership Project
CCDF	Complementary Cumulative Distribution Function
CW	Continuous Wave
DPCH	Dedicated Physical CHannel
IMD	InterModulation Distortion
LDMOS	Laterally Diffused Metal-Oxide Semiconductor
LDMOST	Laterally Diffused Metal-Oxide Semiconductor Transistor
PAR	Peak-to-Average power Ratio
PDPCH	transmission Power of the Dedicated Physical CHannel
RF	Radio Frequency
VSWR	Voltage Standing-Wave Ratio
W-CDMA	Wideband Code Division Multiple Access

11. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
BLF6G22-180PN_22LS-180PN V.5	20130712	Product data sheet	-	BLF6G22-180PN_22LS-180PN_4
Modifications:			<ul style="list-style-type: none"> The package outline Figure 11 is updated. Translation disclaimer added to the legal text. 	
BLF6G22-180PN_22LS-180PN_4	20100304	Product data sheet	-	BLF6G22-180PN_22LS-180PN_3
Modifications:			<ul style="list-style-type: none"> The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. Legal texts have been adapted to the new company name where appropriate. The status of this document has been changed to "Product data sheet". 	
BLF6G22-180PN_22LS-180PN_3	20091211	Objective data sheet	-	BLF6G22-180PN_2
BLF6G22-180PN_2	20080423	Product data sheet	-	BLF6G22-180PN_1
BLF6G22-180PN_1	20080221	Preliminary data sheet	-	-

12. Legal information

12.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

12.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

12.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any

liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

12.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

13. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

14. Contents

1	Product profile	1
1.1	General description	1
1.2	Features and benefits	1
1.3	Applications	2
2	Pinning information	2
3	Ordering information	2
4	Limiting values	3
5	Thermal characteristics	3
6	Characteristics	3
7	Application information	4
7.1	Ruggedness in class-AB operation	4
8	Test information	7
9	Package outline	9
10	Abbreviations	11
11	Revision history	11
12	Legal information	12
12.1	Data sheet status	12
12.2	Definitions	12
12.3	Disclaimers	12
12.4	Trademarks	13
13	Contact information	13
14	Contents	14

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2013.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 12 July 2013

Document identifier: BLF6G22-180PN_22LS-180PN

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[NXP](#):

[BLF6G22-180PN,112](#) [BLF6G22-180PN,135](#)