

NTE1641 Integrated Circuit 1024 Stage BBD for Audio Signal Delays

Description:

The NTE1641 is a 1024-stage long delay low noise BBD that provides a signal delay of up to 51.2msec. This device is suitable for use as the reverberation effect of an electronic musical instrument, or in stereo equipment, due to its long delay times.

Features:

- Variable delay time of audio signal: 5.12ms to 51.2ms.
- Clock component cancellation capability.
- No insertion loss: $L_i = 0\text{dB typ.}$
- Wide dynamic range: $S/N \cong 80\text{dB typ.}$
- Wide frequency response: $f_i \leq 12\text{kHz.}$
- Low distortion: $\text{THD} = 0.5\% \text{ typ. } (V_i = 0.78V_{\text{rms}})$
- Clock frequency range: 10 to 100kHz.
- P channel silicon gate process.
- 8-Lead DIP plastic package.

Applications:

- Reverberation effect echo for P.A. and stereo equipment.
- Chorus effect in electronic musical instruments.
- Variable or fixed delay of analog signals
- Telephone time compression and delay line for voice communication systems, etc.

Absolute Maximum Ratings: ($T_A = +25^\circ\text{C}$ unless otherwise specified)

Pin Voltage, $V_{DD}, V_{GG}, V_{CP}, V_I$	-18V to +0.3V
Output Voltage, V_O	-18V to +0.3V
Operating Ambient Temperature Range, T_{opr}	-20° to +60°C
Storage Temperature Range, T_{stg}	-55° to +125°C

Operating Conditions: ($T_A = +25^{\circ}\text{C}$ unless otherwise specified)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Drain Supply Voltage	V_{DD}		-14	-15	-16	V
Gate Supply Voltage	V_{GG}		-	$V_{DD}+1$	-	V
Clock Voltage "H" Level	V_{CPH}		0	-	-1	V
Clock Voltage "L" Level	V_{CPL}		-	V_{DD}	-	V
Clock Frequency	f_{CP}		10	-	100	kH _Z
Clock Pulse Width	$t_{W(CP)}^2$				$0.5T^1$	-
Clock Rise Time	$t_{r(CP)}^2$		-	-	500	μs
Clock Fall Time	$t_{f(CP)}^2$		-	-	500	ns
Clock Input Capacitance	C_{CP}		-	-	700	V
Clock Cross Point	V_X^2		0	-	-3	V
Input DC Bias Voltage	V_{Bias}		-5	-	-10	V

Electrical Characteristics: ($T_A = +25^{\circ}\text{C}$, $V_{DD} = V_{CPL} = -15\text{V}$, $V_{CPH} = 0\text{V}$, $V_{GG} = -14\text{V}$, $R_L = 100\text{k}\Omega$)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Signal Delay Time	t_D		5.12	-	51.2	ms
Input Singal Frequency	f_i	$f_{CP} = 40\text{kHz}$, $V_i = 1.5\text{V}_{rms}$, 3dB down (0dB at $f_i = 1\text{kHz}$)	12	-	-	kH _Z
Input Voltage Amplitude	v_i	$f_{CP} = 40\text{kHz}$, $f_i = 1\text{kHz}$, THD = 2.5%	1.5	-	-	V_{rms}
Insertion Loss	Li	$f_{CP} = 40\text{kHz}$, $f_i = 1\text{kHz}$, $V_i = 1.5\text{V}_{rms}$	-4	0	4	dB
Total Harmonic Distortion	THD	$f_{CP} = 40\text{kHz}$, $f_i = 1\text{kHz}$, $V_i = 0.78\text{V}_{rms}$	-	0.5	2.5	%
Output Noise Voltage	V_{no}	$f_{CP} = 100\text{kHz}$, Weighted by "A" curve	-	-	0.3	mV_{rms}
Signal to noise ratio	S/N		-	80	-	dB

Note 1. $T = 1/f_{cp}$ (Clock Period)

Note 2. Clock pulse waveforms

Pin Connection Diagram

