

ADuC842–SPECIFICATIONS¹

($AV_{DD} = DV_{DD} = 2.7V$ to $3.3V$ or $4.5V$ to $5.5V$. $V_{REF} = 2.5V$ Internal Reference, $F_{core} = 16.777 MHz$, All specifications $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.)

Parameter	$V_{DD} = 5V$	$V_{DD} = 3V$	Unit	Test Conditions/Comments
ADC CHANNEL SPECIFICATIONS				
DC ACCURACY^{2,3}				
Resolution	12	12	Bits	$f_{SAMPLE} = 147 kHz$,
Integral Nonlinearity	± 1	± 1	LSB max	2.5V Internal Reference
	± 0.3	± 0.3	LSB typ	
Differential Nonlinearity	± 0.9	± 0.9	LSB max	2.5V Internal Reference
	± 0.25	± 0.25	LSB typ	
Integral Nonlinearity ⁹	± 1.5	± 1.5	LSB max	1V External Reference
Differential Nonlinearity ⁹	$\pm 1.5/-0.9$	$\pm 1.5/-0.9$	LSB max	1V External Reference
Code Distribution	1	1	LSB typ	ADC Input is a DC Voltage
CALIBRATED ENDPOINT ERRORS^{4,5}				
Offset Error	± 2	± 3	LSB max	
Offset Error Match	± 1	± 1	LSB typ	
Gain Error	± 2	± 3	LSB max	
Gain Error Match	-85	-85	dB typ	
DYNAMIC PERFORMANCE				
				$f_{IN} = 10 kHz$ Sine Wave $f_{SAMPLE} = 147 kHz$
Signal-to-Noise Ratio (SNR) ⁶	71	71	dB typ	
Total Harmonic Distortion (THD)	-85	-85	dB typ	
Peak Harmonic or Spurious Noise	-85	-85	dB typ	
Channel-to-Channel Crosstalk ⁷	-80	-80	dB typ	
ANALOG INPUT				
Input Voltage Ranges	0 to V_{REF}	0 to V_{REF}	Volts	
Leakage Current	± 1	± 1	μA max	
Input Capacitance	32	32	pF typ	
TEMPERATURE SENSOR⁸				
Voltage Output at 25°C	650	650	mV typ	
Voltage TC	-2.0	-2.0	mV/°C typ	
Accuracy	± 3	± 3	°C typ	Internal 2.5V V_{REF}
Accuracy	± 1.5	± 1.5	°C typ	External 2.5V V_{REF}
DAC CHANNEL SPECIFICATIONS				
Internal Buffer Enabled				DAC Load to AGND $R_L = 10k\Omega$, $C_L = 100 pF$
DC ACCURACY¹⁰				
Resolution	12	12	Bits	
Relative Accuracy	± 3	± 3	LSB typ	
Differential Nonlinearity ¹¹	-1	-1	LSB max	Guaranteed 12-Bit Monotonic
		$\pm 1/2$	$\pm 1/2$	LSB typ
Offset Error	± 50	± 50	mV max	V_{REF} Range
Gain Error	± 1	± 1	% max	AV_{DD} Range
	± 1	± 1	% typ	V_{REF} Range
Gain Error Mismatch	0.5	0.5	% typ	% of Full-Scale on DAC1
ANALOG OUTPUTS				
Voltage Range_0	0 to V_{REF}	0 to V_{REF}	V typ	DAC $V_{REF} = 2.5V$
Voltage Range_1	0 to V_{DD}	0 to V_{DD}	V typ	DAC $V_{REF} = V_{DD}$
Output Impedance	0.5	0.5	Ω typ	
I_{SINK}	50	50	μA typ	
DAC AC CHARACTERISTICS				
Voltage Output Settling Time	15	15	μs typ	Full-Scale Settling Time to Within 1/2 LSB of Final Value
Digital-to-Analog Glitch Energy	10	10	nV sec typ	1 LSB Change at Major Carry

Parameter	V _{DD} = 5 V	V _{DD} = 3 V	Unit	Test Conditions/Comments
DAC CHANNEL SPECIFICATIONS ^{12,13} Internal Buffer Disabled				
DC ACCURACY ¹⁰				
Resolution	12	12	Bits	Guaranteed 12-Bit Monotonic V _{REF} Range VREF Range % of Full-Scale on DAC1
Relative Accuracy	±3	±3	LSB typ	
Differential Nonlinearity ¹¹	-1	-1	LSB max	
	±1/2	±1/2	LSB typ	
Offset Error	±10	±10	mV max	
Gain Error	±1	±1	% typ	
Gain Error Mismatch	0.5	0.5	% typ	
ANALOG OUTPUTS Voltage Range ₀	0 to V _{REF}	0 to V _{REF}	V typ	DAC V _{REF} = 2.5V
REFERENCE INPUT/OUTPUT REFERENCE OUPUT ¹⁴				
Output Voltage (V _{REF})	2.5	2.5	V	Of V _{REF} measured at the C _{REF} pin
Accuracy	±2.5	±2.5	% max	
Power Supply Rejection	47	57	dB typ	
Reference Temperature Coefficient	±20	±20	ppm/°C typ	
Internal V _{REF} Power-On Time	80	80	ms typ	
EXTERNAL REFERENCE INPUT ¹⁵ Voltage Range (V _{REF}) ⁹	0.1 V _{DD}	0.1 V _{DD}	V min V max	Internal Band Gap Deselected via ADCCON1.6
Input Impedance	20	20	kΩ typ	
Input Leakage	10	10	μA max	
POWER SUPPLY MONITOR (PSM)				
DV _{DD} Trip Point Selection Range	2.63 4.37		Vmin Vmax	Four Trip Points Selectable in This Range Programmed via TPD1-0 in PSMCON
DV _{DD} Power Supply Trip Point Accuracy	±3.5		% max	
WATCH DOG TIMER (WDT) ⁹ Time-out Period	0 2000	0 2000	ms min ms max.	Nine Time-out Periods Selectable in This Range
FLASH/EE MEMORY RELIABILITY CHARACTERISTICS ¹⁶				
Endurance ¹⁷	100,000	100,000	Cycles min	
Data Retention ¹⁸	100	100	Years min	
DIGITAL INPUTS				
Input High Voltage (V _{INH})	2.4		V min	V _{IN} = 0 V or V _{DD} V _{IN} = 0 V or V _{DD}
Input Low Voltage (V _{INL})	0.8		V max	
Input Leakage Current (Port 0,1, EA)	±10 ±1	±1	μA max μA typ	
Logic 1 Input Current (All Digital Inputs)	±10 ±1	±1	μA max μA typ	V _{IN} = V _{DD} V _{IN} = V _{DD}
Logic 0 Input Current (Port 2, 3)	-80 -40	-40	μA max μA typ	V _{IL} = 0 V V _{IL} = 2 V
Logic 1-0 Transition Current (Port 2, 3)	-700 -400	-400	μA max μA typ	V _{IL} = 2 V
CRYSTAL OSCILLATOR Logic Inputs, XTAL1 Only				
VINL, Input Low Voltage	0.8	0.4	V typ	
VINH, Input High Voltage	3.5	2.5	V typ	

ADuC842–SPECIFICATIONS¹

Parameter	V _{DD} =5V	V _{DD} =3V	Units	Test Conditions
XTAL1 Input Capacitance	18	18	pF typ	
XTAL2 Output Capacitance	18	18	pF typ	
MCU Clock Rate	16.777216	8.35	MHz max	
DIGITAL OUTPUTS				
Output High Voltage (V _{OH})	2.4	2.4	V min	V _{DD} = 4.5 V to 5.5 V I _{SOURCE} = 80 µA
	4.0	2.6	V typ	V _{DD} = 2.7 V to 3.3 V I _{SOURCE} = 20 µA
Output Low Voltage (V _{OL})				
ALE, Ports 0 and 2	0.4	0.4	V max	I _{SINK} = 1.6 mA
	0.2	0.2	V typ	I _{SINK} = 1.6 mA
Port 3	0.4	0.4	V max	I _{SINK} = 4 mA
SCLOCK/SDATA	0.4	0.4	V max	I _{SINK} = 8 mA
Floating State Leakage Current	±10	±10	µA max	
	±1	±1	µA typ	
Floating State Output Capacitance	10	10	pF typ	
START UP TIME				Core CLK = 16MHz
At Power-On	500	500	ms typ	
From Idle Mode	100	100	µs typ	
From Power-Down Mode				
Wakeup with INT0 Interrupt	150	400	ms typ	
Wakeup with SPI/I ² C Interrupt	150	400	ms typ	
Wakeup with External RESET	150	400	ms typ	
After External RESET in Normal Mode 3	3	3	ms typ	
After WDT Reset in Normal Mode 3	3	3	ms typ	Controlled via WDCON SFR
POWER REQUIREMENTS ^{19,20}				
Power Supply Voltages				
AV _{DD} / DV _{DD} - AGND		2.7	V min.	AV _{DD} / DV _{DD} = 3V nom.
		3.3	V max.	
	4.5		V min.	AV _{DD} / DV _{DD} = 5V nom.
	5.5		V max.	
Power Supply Currents Normal Mode				
D _{VDD} Current ⁹	12	6	mA typ	Fcore = 8 MHz (CD=3)
AV _{DD} Current ⁹	1.4	1.4	mA max	
D _{VDD} Current	25	n/a	mA max	Fcore = 16 MHz (CD=0)
	21	n/a	mA typ	
AV _{DD} Current	1.4	n/a	mA max	
Power Supply Currents Idle Mode				
D _{VDD} Current ⁹	5	2.5	mA typ	Fcore = 8 MHz (CD=3)
AV _{DD} Current ⁹	0.11	0.11	mA typ	
D _{VDD} Current ⁹	11	n/a	mA max	Fcore = 16 MHz (CD=0)
	10	n/a	mA typ	
AV _{DD} Current ⁹	0.11	n/a	mA typ	
Power Supply Currents Power Down Mode				For any Core CLK
AV _{DD} Current	3	2.5	µA typ	
D _{VDD} Current	35	15	µA max	osc off
	25	12	µA typ	
	120	120	µA typ	osc on
Typical Additional Power Supply Currents				AVDD = DVDD = 5V
PSM Peripheral	50		µA typ	
ADC	1.5		mA typ	
DAC	150		µA typ	

NOTES

- ¹ Temperature Range -40°C to +85°C.
- ² ADC Linearity is guaranteed during normal MicroConverter Core operation.
- ³ ADC LSB Size = $V_{ref} / 2^{12}$ i.e for Internal $V_{ref}=2.5V$, 1LSB = 610uV and for External $V_{ref} = 1V$, 1LSB = 244uV.
- ⁴ Offset and Gain Error and Offset and Gain Error Match are measured after factory calibration.
- ⁵ Based on external ADC system components the user may need to execute a system calibration to remove additional external channel errors and achieve these specifications.
- ⁶ SNR calculation includes distortion and noise components.
- ⁷ Channel to Channel Crosstalk is measured on adjacent channels.
- ⁸ The Temperature Monitor will give a measure of the die temperature directly, air temperature can be inferred from this result.
- ⁹ These numbers are not production tested but are guaranteed by Design and/or Characterization data on production release.
- ¹⁰ DAC linearity is calculated using :
 - reduced code range of 48 to 4095, 0 to V_{ref} range.
 - reduced code range of 48 to 3945, 0 to V_{DD} range.
 - DAC Output Load = 10K Ohms and 100 pF.
- ¹¹ DAC Differential NonLinearity specified on 0 to V_{ref} and 0 to V_{DD} ranges
- ¹² DAC specification for output impedance in the unbuffered case depends on DAC code
- ¹³ DAC specifications for Isink, voltage output settling time and digital-to-analog glitch energy depend on external buffer implementation in unbuffered mode.
- ¹⁴ Measured with V_{ref} and C_{ref} pins decoupled with 0.1pF capacitors to ground. Power-up time for the Internal Reference will be determined by the value of the decoupling capacitor chosen for both the V_{ref} and C_{ref} pins.
- ¹⁵ When using an External Reference device, the internal bandgap reference input can be bypassed by setting the ADCCON1.6 bit. In this mode the V_{ref} and C_{ref} pins need to be shorted together for correct operation.
- ¹⁶ Flash/EE Memory Reliability Characteristics apply to both the Flash/EE program memory and the Flash/EE data memory.
- ¹⁷ Endurance is qualified to 100 Kcycles as per JEDEC Std. 22 method A117 and measured at -40°C, +25°C, and +85°C, typical endurance at 25°C is 700 Kcycles.
- ¹⁸ Retention lifetime equivalent at junction temperature (T_j) = 55°C as per JEDEC Std. 22 method A117. Retention lifetime based on an activation energy of 0.6eV will derate with junction temperature as shown in Figure 27 in the Flash/EE Memory description section of this data sheet.
- ¹⁹ Power Supply current consumption is measured in Normal, Idle, and Power-Down Modes under the following conditions:
 - Normal Mode: Reset = 0.4 V, Digital I/O pins = open circuit, Core Clk changed via CD bits in PLLCON, Core Executing internal software loop.
 - Idle Mode: Reset = 0.4 V, Digital I/O pins = open circuit, Core Clk changed via CD bits in PLLCON, PCON.0=1, Core Execution suspended in idle mode.
 - Power-Down Mode: Reset = 0.4 V, All Port 0 pins = 0.4 V, All other digital I/O and Port 1 pins are open circuit, Core Clk changed via CD bits in PLLCON, PCON.0=1, Core Execution suspended in power-down mode, OSC turned ON or OFF via OSC_PD bit (PLLCON.7) in PLLCON SFR
- ²⁰ D_{VDD} power supply current will increase typically by 3 mA (3 V operation) and 10 mA (5 V operation) during a Flash/EE memory program or erase cycle.

Specifications subject to change without notice.

ADuC842**ABSOLUTE MAXIMUM RATINGS***(T_A = 25°C unless otherwise noted)

AV _{DD} to DV _{DD}	-0.3 V to +0.3 V
AGND to DGND	-0.3 V to +0.3 V
DV _{DD} to DGND, AV _{DD} to AGND	-0.3 V to +7 V
Digital Input Voltage to DGND	-0.3 V, DV _{DD} + 0.3 V
Digital Output Voltage to DGND	-0.3 V, DV _{DD} + 0.3 V
V _{REF} to AGND	-0.3 V, AV _{DD} + 0.3 V
Analog Inputs to AGND	-0.3 V, AV _{DD} + 0.3 V
Operating Temperature Range Industrial ADuC842BS	
.....	-40°C to +85°C
Operating Temperature Range Industrial ADuC842BCP	
.....	-40°C to +85°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature	150°C
θ _{JA} Thermal Impedance (ADuC831BS)	90°C/W
θ _{JA} Thermal Impedance (ADuC831BCP)	52°C/W
Lead Temperature, Soldering	
Vapor Phase (60 sec)	215°C
Infrared (15 sec)	220°C

*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING GUIDE

Model	Supply Voltage V _{DD}	User Program Code Space	Package Option
ADuC842BS62-5	5	62	S-52
ADuC842BS62-3	3	62	S-52
ADuC842BCP62-5	5	62	CP-56
ADuC842BCP62-3	3	62	CP-56
ADuC842BCP32-5	5	32	CP-56
ADuC842BCP32-3	3	32	CP-56
ADuC842BCP8-5	5	8	CP-56
ADuC842BCP8-3	3	8	CP-56

S-52 = 52-Lead Plastic Quad Flatpack

CP-56 = 56-Lead Chip Scale Package

EVAL-ADuC842QS

QuickStart Development System

EVAL-ADuC842QSP

QuickStart Plus Development System

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADuC842 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN FUNCTION DESCRIPTIONS

Mnemonic	Type	Function
V_{DD}	P	Digital Positive Supply Voltage, 3 V or 5 V Nominal
AV_{DD}	P	Analog Positive Supply Voltage, 3 V or 5 V Nominal
C_{REF}	I	Decoupling Input for On-Chip Reference. Connect 0.1 μ F between this pin and AGND.
V_{REF}	I/O	Reference Input/Output. This pin is connected to the internal reference through a series resistor and is the reference source for the analog-to-digital converter. The nominal internal reference voltage is 2.5 V and this appears at the pin. This pin can be overdriven by an external reference.
AGND	G	Analog Ground. Ground Reference point for the analog circuitry.
P1.0–P1.7	I	Port 1 is an 8-bit Input Port only. Unlike other Ports, Port 1 defaults to Analog Input Mode, to configure any of these Port Pins as a digital input, write a “0” to the port bit. Port 1 pins are multifunction and share the following functionality.
ADC0–ADC7	I	Analog Inputs. Eight single-ended analog inputs. Channel selection is via ADCCON2 SFR.
T2	I	Timer 2 Digital Input. Input to Timer/Counter 2. When Enabled, Counter 2 is incremented in response to a 1 to 0 transition of the T2 input.
T2EX	I	Digital Input. Capture/Reload trigger for Counter 2 and also functions as an Up/Down control input for Counter 2.
SS	I	Slave Select Input for the SPI Interface
SDATA	I/O	User Selectable, I ² C-Compatible or SPI Data Input/Output Pin
SCLOCK	I/O	Serial Clock Pin for I ² C-Compatible or SPI Serial Interface Clock
MOSI	I/O	SPI Master Output/Slave Input Data I/O Pin for SPI Interface
MISO	I/O	SPI Master Input/Slave Output Data I/O Pin for SPI Serial Interface
DAC0	O	Voltage Output from DAC0
DAC1	O	Voltage Output from DAC1
RESET	I	Digital Input. A high level on this pin for 24 master clock cycles while the oscillator is running resets the device.
P3.0–P3.7	I/O	Port 3 is a bidirectional port with internal pull-up resistors. Port 3 pins that have 1s written to them are pulled high by the internal pull-up resistors, and in that state they can be used as inputs. As inputs Port 3 pins being pulled externally low will source current because of the internal pull-up resistors. Port 3 pins also contain various secondary functions which are described below.
PWMC	I	PWM Clock Input
PWM0	O	PMW0 Voltage Output. PWM outputs can be configured to use ports 2.6 & 2.7 or 3.4 and 3.3
PWM1	O	PMW1 Voltage Output. See CFG832 Register for further Information.
RxD	I/O	Receiver Data Input (Asynchronous) or Data Input/Output (Synchronous) of Serial (UART) Port
TxD	O	Transmitter Data Output (Asynchronous) or Clock Output (Synchronous) of Serial (UART) Port
INT0	I	Interrupt 0, programmable edge or level triggered Interrupt input, which can be programmed to one of two priority levels. This pin can also be used as a gate control input to Timer 0.
INT1	I	Interrupt 1, programmable edge or level triggered Interrupt input, which can be programmed to one of two priority levels. This pin can also be used as a gate control input to Timer 1.
T0	I	Timer/Counter 0 Input
T1	I	Timer/Counter 1 Input
CONVST	I	Active low Convert Start Logic input for the ADC block when the external Convert start function is enabled. A low-to-high transition on this input puts the track/hold into its hold mode and starts conversion.
WR	O	Write Control Signal, Logic Output. Latches the data byte from Port 0 into the external data memory.
RD	O	Read Control Signal, Logic Output. Enables the external data memory to Port 0.
XTAL2	O	Output of the Inverting Oscillator Amplifier
XTAL1	I	Input to the inverting oscillator amplifier and input to the internal clock generator circuits.
DGND	G	Digital Ground. Ground reference point for the digital circuitry.
P2.0–P2.7 (A8–A15)	I/O	Port 2 is a bidirectional port with internal pull-up resistors. Port 2 pins that have 1s written to them are pulled high by the internal pull-up resistors, and in that state they can be used as inputs. As inputs Port 2
(A16–A23)		pins being pulled externally low will source current because of the internal pull-up resistors. Port 2 emits the high order address bytes during fetches from external program memory and middle and high order address bytes during accesses to the external 24-bit external data memory space.

ADuC842

PIN FUNCTION DESCRIPTION (continued)

Mnemonic	Type	Function
PSEN	O	Program Store Enable, Logic Output. This output is a control signal that enables the external program memory to the bus during external fetch operations. It is active every six oscillator periods except during external data memory accesses. This pin remains high during internal program execution. PSEN can also be used to enable serial download mode when pulled low through a resistor on power-up or RESET.
ALE	O	Address Latch Enable, Logic Output. This output is used to latch the low byte (and page byte for 24-bit address space accesses) of the address into external memory during normal operation.
EA	I	External Access Enable, Logic Input. When held high, this input enables the device to fetch code from internal program memory locations 0000H to 1FFFFH. When held low this input enables the device to fetch all instructions from external program memory. This pin should not be left float.
P0.7–P0.0	I/O	Port 0 is an 8-Bit Open Drain Bidirectional I/O port. Port 0 pins that have 1s written to them float and in that state can be used as high impedance inputs. Port 0 is also the multiplexed low order address and data bus during accesses to external program or data memory. In this application it uses strong internal pull-ups when emitting 1s.

TERMINOLOGY**ADC SPECIFICATIONS****Integral Nonlinearity**

This is the maximum deviation of any code from a straight line passing through the endpoints of the ADC transfer function. The endpoints of the transfer function are zero scale, a point 1/2 LSB below the first code transition and full scale, a point 1/2 LSB above the last code transition.

Differential Nonlinearity

This is the difference between the measured and the ideal 1 LSB change between any two adjacent codes in the ADC.

Offset Error

This is the deviation of the first code transition (0000...000) to (0000...001) from the ideal, i.e., +1/2 LSB.

Gain Error

This is the deviation of the last code transition from the ideal AIN voltage (Full Scale – 1.5 LSB) after the offset error has been adjusted out.

Signal to (Noise + Distortion) Ratio

This is the measured ratio of signal to (noise + distortion) at the output of the A/D converter. The signal is the rms

amplitude of the fundamental. Noise is the rms sum of all nonfundamental signals up to half the sampling frequency ($f_s/2$), excluding dc. The ratio is dependent upon the number of quantization levels in the digitization process; the more levels, the smaller the quantization noise. The theoretical signal to (noise + distortion) ratio for an ideal N-bit converter with a sine wave input is given by:

$$\text{Signal to (Noise + Distortion)} = (6.02N + 1.76) \text{ dB}$$

Thus for a 12-bit converter, this is 74 dB.

Total Harmonic Distortion

Total Harmonic Distortion is the ratio of the rms sum of the harmonics to the fundamental.

DAC SPECIFICATIONS**Relative Accuracy**

Relative accuracy or endpoint linearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero error and full-scale error.

Voltage Output Settling Time

This is the amount of time it takes for the output to settle to a specified level for a full-scale input change.

Digital-to-Analog Glitch Impulse

This is the amount of charge injected into the analog output when the inputs change state. It is specified as the area of the glitch in nV sec.

PIN CONFIGURATION





Figure 1 ADuC842 Block Diagram (Shaded areas are features not present on the ADuC812)

ADuC842

INTRODUCTION

The ADuC842 is a 16MIPs 8052 core upgrade to the ADuC832. It has all the same features as the ADuC832 but the standard 12-cycle 8052 core has been replaced with a 16MIPs single cycle core.

Since the ADuC842 and ADuC832 share the same feature set only the differences between the two chips are documented here. For full documentation on the ADuC832 please consult the datasheet available at

<http://www.analog.com/microconverter>

8052 Instruction Set

The following pages document the number of clock cycles required for each instruction. Most instructions are executed in one or two clock cycles resulting in a 16MIPs peak performance when operating at PLLCON = 00H.

Timer Operation

Timers on a standard 8052 increment by one with each machine cycle. On the ADuC842 one machine cycle is equal to one clock cycle hence the timers will increment at the same rate as the core clock.

ALE

The output on the ALE pin on the ADuC832 was a clock at 1/6th of the core operating frequency. On the ADuC842 the ALE pin operates as follows.

For a single machine cycle instruction: ALE is high for the first half of the machine cycle and low for the second half. The ALE output is at the core operating frequency.

For a two or more machine cycle instruction: ALE is high for the first half of the first machine cycle and then low for the rest of the machine cycles.

External Memory Access

There is no support for external program memory access on the ADuC842. When accessing external RAM the WAIT register may need to be programmed in order to give extra machine cycles to MOVX commands. This is to account for differing external RAM access speeds.

Baud Rate Generation

There is an addition divide by two in the fractional divider of the ADuC842 this means that any values calculated for T3CON for the ADuC832 need to be incremented by one in order to give the same baud rate on the ADuC842.

INSTRUCTION TABLE

Mnemonic	Description	Bytes	Cycles
Arithmetic			
ADD A,Rn	Add register to A	1	1
ADD A,@Ri	Add indirect memory to A	1	2
ADD A,dir	Add direct byte to A	2	2
ADD A,#data	Add immediate to A	2	2
ADDC A,Rn	Add register to A with carry	1	1
ADDC A,@Ri	Add indirect memory to A with carry	1	2
ADDC A,dir	Add direct byte to A with carry	2	2
ADD A,#data	Add immediate to A with carry	2	2
SUBB A,Rn	Subtract register from A with borrow	1	1
SUBB A,@Ri	Subtract indirect memory from A with borrow	1	2
SUBB A,dir	Subtract direct from A with borrow	2	2
SUBB A,#data	Subtract immediate from A with borrow	2	2
INC A	Increment A	1	1
INC Rn	Increment register	1	1
INC @Ri	Increment indirect memory	1	2
INC dir	Increment direct byte	2	2
INC DPTR	Increment data pointer	1	3
DEC A	Decrement A	1	1
DEC Rn	Decrement Register	1	1
DEC @Ri	Decrement indirect memory	1	2
DEC dir	Decrement direct byte	2	2
MUL AB	Multiply A by B	1	9
DIV AB	Divide A by B	1	9
DA A	Decimal Adjust A	1	2
Logic			
ANL A,Rn	AND register to A	1	1
ANL A,@Ri	AND indirect memory to A	1	2
ANL A,dir	AND direct byte to A	2	2
ANL A,#data	AND immediate to A	2	2
ANL dir,A	AND A to direct byte	2	2
ANL dir,#data	AND immediate data to direct byte	3	3
ORL A,Rn	OR register to A	1	1
ORL A,@Ri	OR indirect memory to A	1	2
ORL A,dir	OR direct byte to A	2	2
ORL A,#data	OR immediate to A	2	2
ORL dir,A	OR A to direct byte	2	2
ORL dir,#data	OR immediate data to direct byte	3	3

ADuC842

XRL A,Rn	Exclusive-OR register to A	1	1
XRL A,@Ri	Exclusive-OR indirect memory to A	2	2
XRL A,#data	Exclusive-OR immediate to A	2	2
XRL dir,A	Exclusive-OR A to direct byte	2	2
XRL A,dir	Exclusive-OR indirect memory to A	2	2
XRL dir,#data	Exclusive-OR immediate data to direct	3	3
CLR A	Clear A	1	1
CPL A	Complement A	1	1
SWAP A	Swap Nibbles of A	1	1
RL A	Rotate A left	1	1
RLC A	Rotate A left through carry	1	1
RR A	Rotate A right	1	1
RRC A	Rotate A right through carry	1	1
Data Transfer			
MOV A,Rn	Move register to A	1	1
MOV A,@Ri	Move indirect memory to A	1	2
MOV Rn,A	Move A to register	1	1
MOV @Ri,A	Move A to indirect memory	1	2
MOV A,dir	Move direct byte to A	2	2
MOV A,#data	Move immediate to A	2	2
MOV Rn,#data	Move register to immediate	2	2
MOV dir,A	Move A to direct byte	2	2
MOV Rn, dir	Mov register to direct byte	2	2
MOV dir, Rn	Move direct to register	2	2
MOV @Ri,#data	Move immediate to indirect memory	2	2
MOV dir,dir	Move direct byte to direct byte	3	3
MOV dir,#data	Move immediate to direct byte	3	3
MOV DPTR,#data	Move immediate to data pointer	3	3
MOVC A,@A+DPTR	Move code byte relative DPTR to A	1	4
MOVC A,@A+PC	Move code byte relative PC to A	1	4
MOVX A,@Ri	Move external (A8) data to A	1	4
MOVX A,@DPTR	Move external (A16) data to A	1	4
MOVX @Ri,A	Move A to external data (A8)	1	4
MOVX @DPTR,A	Move A to external data (A16)	1	4
PUSH dir	Push direct byte onto stack	2	2
POP dir	Pop direct byte from stack	2	2
XCH A,Rn	Exchange A and register	1	1
XCH A,@Ri	Exchange A and indirect memory	1	2
XCHD A,@Ri	Exchange A and indirect memory nibble	1	2
XCH A,dir	Exchange A and direct byte	2	2
Boolean			

CLR C	Clear carry	1	1
CLR bit	Clear direct bit	2	2
SETB C	Set Carry	1	1
SETB bit	Set direct bit	2	2
CPL C	Complement carry	1	1
CPL bit	Complement direct bit	2	2
ANL C,bit	AND direct bit and carry	2	2
ANL C,/bit	AND direct bit inverse to carry	2	2
ORL C,bit	OR direct bit and carry	2	2
ORL C,/bit	OR direct bit inverse to carry	2	2
MOV C,bit	Move direct bit to carry	2	2
MOV bit,C	Move carry to direct bit	2	2

Branching

JMP @A+DPTR	Jump indirect relative to DPTR	1	3
RET	Return from subroutine	1	4
RETI	Return from interrupt	1	4
ACALL addr11	Absolute jump to subroutine	2	3
AJMP addr11	Absolute jump unconditional	2	3
SJMP rel	Short jump (relative address)	2	3
JC rel	Jump on carry = 1	2	3
JNC rel	Jump on carry = 0	2	3
JZ rel	Jump on accumulator = 0	2	3
JNZ rel	Jump on accumulator != 0	2	3
DJNZ Rn,rel	Decrement register, jnz relative	2	3
LJMP	Long jump unconditional	3	4
LCALL addr16	Long jump to subroutine	3	4
JB bit,rel	Jump on direct bit = 1	3	4
JNB bit,rel	Jump on direct bit = 0	3	4
JBC bit,rel	Jump on direct bit = 1 and clear	3	4
CJNE A,dir,rel	Compare A, direct JNE relative	3	4
CJNE A,#data,rel	Compare A, immediate JNE relative	3	4
CJNE Rn,#data,rel	Compare register, immediate JNE relative	3	4
CJNE @Ri,#data,rel	Compare indirect, immediate JNE relative	3	4
DJNZ dir,rel	Decrement direct byte, JNZ relative	3	4

Miscellaneous

NOP	No operation	1	1
-----	--------------	---	---

Notes:

1. One cycle is one clock.
2. Cycles of MOVX instructions are 4 cycles when they have 0 wait state. Cycles of MOVX instructions are 4+n cycles when they have n wait states.
3. Cycles of LCALL instruction are 3 cycles when the LCALL instruction comes from interrupt.

ADuC842

I²C-COMPATIBLE INTERFACE

The ADuC842 supports a fully licensed* I²C serial interface. The I²C interface is implemented as a full hardware slave and software master. SDATA is the data I/O pin and SCLOCK is the serial clock. These two pins are shared with the MOSI and SCLOCK pins of the on-chip SPI interface.

To enable the I²C interface the SPI interface must be turned off (see SPE in SPICON previously) OR the SPI interface must be moved to P3.3, P3.4 and P3.5 via the CFG841.1 bit. Application Note uC001 describes the operation of this interface as implemented is available from the MicroConverter Website at www.analog.com/microconverter.

Three SFRs are used to control the I²C interface. These are described below:

I2CCON:	I²C Control Register
SFR Address	E8H
Power-On Default Value	00H
Bit Addressable	Yes

Table I2CCON SFR Bit Designations Master Mode

Bit		Name	Description
7	MDO		I ² C Software Master Data Output Bit (MASTER MODE ONLY). This data bit is used to implement a master I ² C transmitter interface in software. Data written to this bit will be outputted on the SDATA pin if the data output enable (MDE) bit is set.
6	MDE		I ² C Software Master Data Output Enable Bit (MASTER MODE ONLY). Set by user to enable the SDATA pin as an output (Tx). Cleared by the user to enable SDATA pin as an input (Rx).
5	MCO		I ² C Software Master Clock Output Bit (MASTER MODE ONLY). This data bit is used to implement a master I ² C transmitter interface in software. Data written to this bit will be outputted on the SCLOCK pin.
4	MDI		I ² C Software Master Data Input Bit (MASTER MODE ONLY). This data bit is used to implement a master I ² C receiver interface in software. Data on the SDATA pin is latched into this bit on SCLOCK if the Data Output Enable (MDE) bit is '0.'
3	I2CM		I ² C Master/Slave Mode Bit. Set by user to enable I ² C software master mode. Cleared by user to enable I ² C hardware slave mode.
2	----	RSVD	
1	----	RSVD	
0	----	RSVD	

Table I2CCON SFR Bit Designations Slave Mode

Bit		Name	Description
7	I2CSI		I ² C Stop Interrupt Enable Bit. Set by the user to enable I2C stop interrupts. If set a stop bit that follows a valid start condition will generate an interrupt. Cleared by the user to disable I2C stop interrupts.
6	I2CGC		I ² C General Call Status Bit Set by hardware after receiving a general call address. Cleared by the user.
5	I2CID1		I ² C Interrupt Decode Bits.
4	I2CID0		Set by hardware to indicate the source of an I2C interrupt 00 Start and Matching Address 01 Repeated Start and Matching Address 10 User Data 11 Stop after a Start and Matching Address
3	I2CM		I ² C Master/Slave Mode Bit. Set by user to enable I ² C software master mode. Cleared by user to enable I ² C hardware slave mode.
2	I2CRS		I ² C Reset Bit (SLAVE MODE ONLY). Set by user to reset the I ² C interface. Cleared by user code for normal I ² C operation.
1	I2CTX		I ² C Direction Transfer Bit (SLAVE MODE ONLY). Set by the MicroConverter if the interface is transmitting.

0	I2CI	<i>Cleared</i> by the MicroConverter if the interface is receiving. I²C Interrupt Bit (SLAVE MODE ONLY). <i>Set</i> by the MicroConverter after a byte has been transmitted or received. <i>Cleared</i> automatically when user code reads the I2CDAT SFR (see I2CDAT below).
---	------	--

I2CADD

Function

I²C Address Register

Holds the first I²C peripheral address for the part. It may be overwritten by user code. Technical NoteuC001 at www.analog.com/microconverter describes the format of the I²C standard 7-bit address in detail.

SFR Address	9BH
Power-On Default Value	55H
Bit Addressable	No

I2CADD1

Function

I²C Address Register

Holds the second I²C peripheral address for the part. It may be overwritten by user code.

SFR Address	91H
Power-On Default Value	00H
Bit Addressable	No

I2CADD2

Function

I²C Address Register

Holds the third I²C peripheral address for the part. It may be overwritten by user code.

SFR Address	92H
Power-On Default Value	00H
Bit Addressable	No

I2CADD3

Function

I²C Address Register

Holds the fourth I²C peripheral address for the part. It may be overwritten by user code.

SFR Address	93H
Power-On Default Value	00H
Bit Addressable	No

I2CDAT

Function

I²C Data Register

The I2CDAT SFR is written by the user to transmit data over the I²C interface or read by user code to read data just received by the I²C interface. Accessing I2CDAT automatically clears any pending I²C interrupt and the I2CI bit in the I2CCON SFR. User software should only access I2CDAT once per interrupt cycle.

SFR Address	9AH
Power-On Default Value	00H
Bit Addressable	No

* Purchase of licensed I²C components of Analog Devices or one of its sublicensed Associated Companies conveys a license for the purchaser under the Philips I²C

Patent Rights to use the ADuC842 in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips.

ADuC842

The main features of the MicroConverter I²C interface are:

- Only two bus lines are required; a serial data line (SDATA) and a serial clock line (SCLOCK).
- An I²C master can communicate with multiple slave devices. Because each slave device has a unique 7-bit address then single master/slave relationships can exist at all times even in a multi slave environment
- Ability to respond to 4 separate addresses when operating in slave mode
- An I²C slave can respond to repeated start conditions without a stop bit in between. This allows a master to change direction of transfer without giving up the bus.
- On-Chip filtering rejects <50ns spikes on the SDATA and the SCLOCK lines to preserve data integrity.




Figure 36. Typical I²C System

Software Master Mode

The ADuC841 can be used as a I²C master device by configuring the I²C peripheral in master mode and writing software to output the data bit by bit. This is referred to as a software master. Master mode is enabled by setting the I2CM bit in the I2CCON register.

To transmit data on the SDATA line, MDE must be set to enable the output driver on the SDATA pin. If MDE is set then the SDATA pin will be pulled high or low depending on whether the MDO bit is set or cleared. MCO controls the SCLOCK pin and is always configured as an output in master mode. In master mode the SCLOCK pin will be pulled high or low depending on the whether MCO is set or cleared.

To receive data, MDE must be cleared to disable the output driver on SDATA. Software must provide the clocks by toggling the MCO bit and read SDATA pin via the MDI bit. If MDE is cleared MDI can be used to read the SDATA pin. The value of the SDATA pin is latched into MDI on a rising edge of SCLOCK. MDI is set if the SDATA pin was high on the last rising edge of SCLOCK. MDI is clear if the SDATA pin was low on the last rising edge of SCLOCK.

Software must control MDO, MCO and MDE appropriately to generate the START condition, slave address,

acknowledge bits, data bytes and STOP conditions appropriately. These functions are provided in tech note uC001.

Hardware Slave Mode

After reset the ADuC842 defaults to hardware slave mode. The I²C interface is enabled by clearing the SPE bit in SPICON. Slave mode is enabled by clearing the I2CM bit in I2CCON. The ADuC842 has a full hardware slave. In slave mode the I²C address is stored in the I2CADD register. Data received or to be transmitted is stored in the I2CDAT register.

Once enabled in I²C slave mode the slave controller waits for a START condition. If the ADuC842 detects a valid start condition, followed by a valid address, followed by the R/W bit the I2CI interrupt bit will get automatically set by hardware.

The I²C peripheral will only generate a core interrupt if the user has pre-configured the I²C interrupt enable bit in the IEIP2 SFR as well as the global interrupt bit EA in the IE SFR. i.e.

```
; Enabling I2C Interrupts for the ADuC842
MOV IEIP2,#01h      ; enable I2C interrupt
SETB EA
```

On the ADuC841 an auto-clear of the I2CI bit is implemented so this bit is cleared automatically on a read or write access to the I2CDAT SFR.

```
MOV I2CDAT, A      ; I2CI auto-cleared
MOV A, I2CDAT      ; I2CI auto-cleared
```

If for any reason the user tries to clear the interrupt more than once i.e. access the data SFR more than once per interrupt then the I²C controller will halt. The interface will then have to be reset using the I2CRS bit.

The user can choose to poll the I2CI bit or enable the interrupt. In the case of the interrupt the PC counter will vector to 003BH at the end of each complete byte. For the first byte when the user gets to the I2CI ISR the 7-bit address and the R/W bit will appear in the I2CDAT SFR.

The I2CTX bit contains the R/W bit sent from the master. If I2CTX is set then the master would like to receive a byte. Hence the slave will transmit data by writing to the I2CDAT register. If I2CTX is cleared the master would like to transmit a byte. Hence the slave will receive a serial byte. Software can interrogate the state of I2CTX to determine whether it should write to or read from I2CDAT.

Once the ADuC842 has received a valid address, hardware will hold SCLOCK low until the I2CI bit is cleared by software. This allows the master to wait for the slave to be ready before transmitting the clocks for the next byte.

The I2CI interrupt bit will be set every time a complete data byte is received or transmitted provided it is followed by a valid ACK. If the byte is followed by a NACK an interrupt is NOT generated. The ADuC842 will continue to issue interrupts for each complete data byte transferred until a STOP condition is received or the interface is reset.

When a STOP condition is received, the interface will reset to a state where it is waiting to be addressed (idle). Similarly, if the interface receives a NACK at the end of a sequence it also returns to the default idle state. The I2CRS bit can be used to reset the I²C interface. This bit can be used to force the interface back to the default idle state.

Dimensions shown in inches and (mm).

Diagram showing the top view of the part. The overall width is 0.315 (8.0) BSC SQ. The overall height is 0.306 (7.75) BSC SQ. A PIN 1 INDICATOR is shown on the left side.

