SCBS118C - FEBRUARY 1991 - REVISED JANUARY 1997

- **Members of the Texas Instruments** Widebus™ Family
- State-of-the-Art *EPIC-IIB™* BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per **JEDEC Standard JESD-17**
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 0.8 V at  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$
- Distributed V<sub>CC</sub> and GND Pin Configuration **Minimizes High-Speed Switching Noise**
- Flow-Through Architecture Optimizes PCB
- High-Drive Outputs (-32-mA I<sub>OH</sub>, 64-mA I<sub>OI</sub>)
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Packages **Using 25-mil Center-to-Center Spacings**

### description

The SN54ABT16541 and SN74ABT16541A are noninverting 16-bit buffers composed of two 8-bit sections with separate output-enable signals. For either 8-bit buffer section, the two output-enable (1OE1 and 1OE2 or 2OE1 and 2OE2) inputs must both be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 8-bit buffer section are in the high-impedance state.

SN54ABT16541 . . . WD PACKAGE SN74ABT16541A . . . DGG, DGV, OR DL PACKAGE (TOP VIEW)

	_	_		1
10E1	1	$\cup$	48	1 <del>0E</del> 2
1Y1 🛚	2		47	] 1A1
1Y2 🛭	3		46	] 1A2
gnd [	4		45	GND
1Y3 🛭	5		44	1A3
1Y4 🛭	6		43	] 1A4
v <sub>cc</sub> [	7		42	□ v <sub>cc</sub>
1Y5 L	8		41	1A5
1Y6 L	9		40	1A6
GND [	10		39	GND
1Y7 🛚	11		38	1A7
1Y8 L	12		37	1A8
2Y1 🛚	13		36	2A1
2Y2 🛚	14		35	2A2
GND [	15		34	GND
2Y3 🛚	16		33	2A3
2Y4 L	17		32	2A4
$v_{cc}$	18		31	₽ v <sub>cc</sub>
2Y5 L	19		30	2A5
2Y6 L	20		29	2A6
GND L	21		28	GND
2Y7 L	22		27	2A7
2Y8 L	23		26	2 <u>A8</u>
20E1	24		25	2 <mark>0E</mark> 2
	_			

To ensure the high-impedance state during power up or power down,  $\overline{\sf OE}$  should be tied to  ${\sf V}_{\sf CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16541 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT16541A is characterized for operation from -40°C to 85°C.

#### **FUNCTION TABLE** (each 8-bit section)

	INPUTS	OUTPUT	
OE1	OE2	Α	Y
L	L	L	L
L	L	Н	Н
Н	X	Χ	z
Х	Н	Χ	Z




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.




## logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



SCBS118C - FEBRUARY 1991 - REVISED JANUARY 1997

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	. $-0.5 \text{ V}$ to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	. $$ –0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, VO	$-0.5\ V$ to 5.5 $V$
Current into any output in the low state, IO: SN54ABT16541	96 mA
SN74ABT16541A	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	18 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DGG package	89°C/W
DGV package	93°C/W
DL package	94°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## recommended operating conditions (see Note 3)

					SN74ABT16541A		UNIT
			MIN	MAX	MIN	MAX	UNII
Vcc	V <sub>CC</sub> Supply voltage				4.5	5.5	V
V <sub>IH</sub> High-level input voltage				EW	2		V
V <sub>IL</sub> Low-level input voltage				0.8		0.8	V
V <sub>I</sub> Input voltage				Vcc	0	Vcc	V
loh	IOH High-level output current					-32	mA
loL	IOL Low-level output current					64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	S. S	10		10	ns/V
TA	T <sub>A</sub> Operating free-air temperature				-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

<sup>2.</sup> The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

# SN54ABT16541, SN74ABT16541A 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS118C - FEBRUARY 1991 - REVISED JANUARY 1997


# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		Т	T <sub>A</sub> = 25°C			Г16541	SN74ABT16541A		UNIT
PARA	MEIER	TEST CONDITIONS		MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNII
VIK		V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5		
\/a		$V_{CC} = 5 V$ ,	$I_{OH} = -3 \text{ mA}$	3			3		3		V
VOH		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2				V
		VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$	2*					2		
VOL		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA			0.55		0.55			V
VOL		VCC = 4.5 V	$I_{OL} = 64 \text{ mA}$			0.55*				0.55	V
V <sub>hys</sub>					100						mV
IĮ		$V_{CC} = 5.5 \text{ V},$	$V_I = V_{CC}$ or GND			±1		<u>#</u> 1		±1	μΑ
lozh		$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.7 \text{ V}$			10		50		10	μΑ
lozL		$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0.5 V			-10		<del>-</del> 50		-10	μΑ
l <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O \le 4.5 \text{ V}$			±100	7	ζ		±100	μΑ
ICEX		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50	Ongc	50		50	μΑ
IO <sup>‡</sup>		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50	-100	-180	<b>–</b> 50	-180	-50	-180	mA
		V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0,	Outputs high			3		2		3	
Icc			Outputs low			34		32		34	mA
		$V_I = V_{CC}$ or GND	Outputs disabled			3		2		3	
	Data $V_{CC} = 5.5 \text{ V}$ , One input at 3.4 V, Other inputs at $V_{CC}$ or GND		Outputs enabled			1		1.5		1	
∆I <sub>CC</sub> § inputs		Outputs disabled			0.05		0.05		0.05	mA	
Control inputs		V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND				1.5		1.5		1.5	
Ci	C <sub>j</sub> V <sub>J</sub> = 2.5 V or 0.5 V			3.5						pF	
Co		V <sub>O</sub> = 2.5 V or 0.5 V			3.5						pF

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter does not apply.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)			V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT16541		SN74ABT16541A	
	(1141 01)	(0011-01)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	А	Y	1	2.1	3	1	3.5	1	3.4	ns
<sup>t</sup> PHL			1	2.5	3.6	1	4.3	1	4.2	
<sup>t</sup> PZH	ŌĒ	Y	1.3	3.2	4.3	1.3	5.3	1.3	5.2	ns
<sup>t</sup> PZL			1.6	3.8	4.7	1.6	6.2	1.6	6	115
t <sub>PHZ</sub>	ŌĒ	<u></u>	1.3	4.1	4.8	01.3	5.4	1.3	5.4	no
t <sub>PLZ</sub>		r	1	3.3	4	Q 1	4.3	1	4.3	ns




<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ .

<sup>‡</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

<sup>§</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated