
ESDALC5-1BT2, ESDALC5-1BM2



Datasheet

Single-line low capacitance Transil, transient surge voltage suppressor (TVS) for ESD protection





Features

- Single-line bidirectional protection
- Breakdown voltage = 5.8 V min.
- Low capacitance = 26 pF at 0 V
- Lead-free packages
- ECOPACK2 compliant component
- Benefits
 - Low capacitance for optimized data integrity
 - Low leakage current < 60 nA
 - Low PCB space consumption: 0.6 mm²
 - High reliability offered by monolithic integration
- Complies with IEC 61000-4-2 (exceeds level 4)
 - ±30 kV (air discharge)
 - ±30 kV (contact discharge)
- Complies MIL STD 883G Method 3015-7: class 3
 - Human body model

Application

Where transient overvoltage protection in ESD sensitive equipment is required, such as:

- Computers
- Printers
- Communication systems
- Cellular phone handsets and accessories
- Video equipment

Product status link

ESDALC5-1BT2, ESDALC5-1BM2

Description

The ESDALC5-1BM2 (SOD882) and ESDALC5-1BT2 (SOD882T) are bidirectional single-line TVS diodes designed to protect data lines or other I/O ports against ESD transients.

These devices are ideal for applications where both reduced line capacitance and board space saving are required.



1 Characteristics

Table 1. Absolute maximum ratings ($T_{amb} = 25$ °C)

Symbol		Value	Unit		
		IEC 61000-4-2: contact discharge	30	kV	
у рр		IEC 61000-4-2: air discharge	30	KV	
P _{PP}	Peak pulse power dissipation (Peak pulse power dissipation (8/20 μs), T _j initial = Tamb			
I _{PP}	Peak Pulse current (8/20 μs)	9	Α		
T _{stg}	Storage temperature range		-65 to +150	°C	
Tj	Junction temperature	-55 to +150	°C		
TL	Maximum lead temperature for soldering during 10 s		260	°C	

Figure 1. Electrical characteristics (definitions)




Table 2. Electrical characteristics (values) (T_{amb} = 25° C)

Symbol	Test conditions		Тур.	Max.	Unit
V _{BR}	From I/O1 to I/O2, I _R = 1 mA	11	13	17	V
V BR	From I/O2 to I/O1, IR = 1 mA	5.8	8	11	V
I _{RM}	V _R = 5 V			60	nA
R _d	Dynamic resistance, pulse width 100 ns From I/O1 to I/O2 From I/O2 to I/O1		0.25 0.23		Ω
V _{CL}	8 kV contact discharge after 30 ns IEC 61000 4-2: From I/O1 to I/O2 From I/O2 to I/O1		16 11		V
C _{LINE}	F = 1 MHz, VR = 0 V		26	30	pF

DS6658 - Rev 7 page 2/13



0.1

0.01

25

50

1.1 Characteristics (curves)





Figure 3. Leakage current versus junction temperature (typical values) I_R (nA) 1000 V_R= V_{RM} = 5 V from I/O1 to I/O2 100 10 0.1 $T_{j}(^{\circ}C)$ 0.01 25 50 75 100 125 150

Figure 4. Leakage current versus junction temperature (typical values)


IR (nA)

VR=VRM=5 V
from I/O2 to I/O1



75

100



DS6658 - Rev 7 page 3/13

 $T_j(^{\circ}C)$

150

125



Figure 8. Junction capacitance versus reverse applied voltage (typical values from I/O1 to I/O2)




Figure 9. Junction capacitance versus reverse applied voltage (typical values from I/O2 to I/O1)




Figure 10. ESD response to IEC 61000-4-2 (+8 kV air discharge)




Figure 11. ESD response to IEC 61000-4-2 (-8 kV air discharge)




Figure 12. S21 attenuation measurement result





Figure 13. TLP measurements



DS6658 - Rev 7 page 4/13



2 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

2.1 SOD882 package information

Top view

A1 Side view

b1 b2

Figure 14. SOD882 package outline

Table 3. SOD882 package mechanical data

L2


Bottom view

Optional pin #1 id

		Dimensions					
Ref.	Millimeters			Inches			
	Min.	Тур.	Max.	Min.	Тур.	Max.	
А	0.40	0.47	0.50	0.016	0.019	0.020	
A1	0.00		0.05	0.000		0.002	
b1	0.45	0.50	0.55	0.018	0.020	0.022	
b2	0.45	0.50	0.55	0.018	0.020	0.022	
D	0.95	1.00	1.05	0.037	0.039	0.041	
E	0.55	0.60	0.65	0.022	0.024	0.026	
е	0.60	0.65	0.70	0.024	0.026	0.028	
L1	0.20	0.25	0.30	0.008	0.010	0.012	
L2	0.20	0.25	0.30	0.008	0.010	0.012	

DS6658 - Rev 7 page 5/13





Note: Product marking may be rotated by multiples of 90° for assembly plant differentiation. In no case should this product marking be used to orient the component for its placement on a PCB. Only pin 1 mark is to be used for this purpose.

0.20 ± 0.05

Bar indicates Pin 1

2.0 ± 0.05

4.0 ± 0.1

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

1.00 ± 0.10

Figure 17. Tape outline

DS6658 - Rev 7 page 6/13

All dimensions in mm



2.2 SOD882T package information

Figure 18. SOD882T package outline





Table 4. SOD882T package mechanical data

		Dimensions					
Ref.	Millimeters			Inches			
	Min.	Тур.	Max.	Min.	Тур.	Max.	
Α	0.30		0.40	0.012		0.016	
A1	0.00		0.05	0.000		0.002	
b1	0.45	0.50	0.55	0.018	0.020	0.022	
b2	0.45	0.50	0.55	0.018	0.020	0.022	
D	0.95	1.00	1.05	0.037	0.039	0.041	
Е	0.55	0.60	0.65	0.022	0.024	0.026	
е	0.60	0.65	0.70	0.024	0.026	0.028	
L1	0.20	0.25	0.30	0.008	0.010	0.012	
L2	0.20	0.25	0.30	0.008	0.010	0.012	

DS6658 - Rev 7 page 7/13





Note: Product marking may be rotated by multiples of 90° for assembly plant differentiation. In no case should this product marking be used to orient the component for its placement on a PCB. Only pin 1 mark is to be used for this purpose.

0.20 ± 0.05

Bar indicates Pin 1

2.0 ± 0.05

4.0 ± 0.1

900 + 4.0 ± 0.1

0.47 ± 0.05

0.70 ± 0.05

User direction of unreeling

Figure 21. Tape outline

DS6658 - Rev 7 page 8/13

All dimensions in mm




3 Recommendations on PCB assembly

3.1 Stencil opening design

Stencil opening thickness: 100 µm

Figure 22. Recommended stencil window position in mm (inches)



3.2 Solder paste

- 1. Halide-free flux, qualification ROL0 according to ANSI/J-STD-004.
- 2. "No clean" solder paste recommended.
- 3. Offers a high tack force to resist component movement during high speed.
- 4. Solder paste with fine particles: powder particle size is 20-38 μm.

3.3 Placement

- 1. Manual positioning is not recommended.
- It is recommended to use the lead recognition capabilities of the placement system, not the outline centering.
- 3. Standard tolerance of \pm 0.05 mm is recommended.
- 4. 3.5 N placement force is recommended. Too much placement force can lead to squeezed out solder paste and cause solder joints to short. Too low placement force can lead to insufficient contact between package and solder paste that could cause open solder joints or badly centered packages.
- 5. To improve the package placement accuracy, a bottom side optical control should be performed with a high resolution tool.
- For assembly, a perfect supporting of the PCB (all the more on flexible PCB) is recommended during solder paste printing, pick and place and reflow soldering by using optimized tools.

3.4 PCB design preference


- To control the solder paste amount, the closed via is recommended instead of open vias.
- 2. The position of tracks and open vias in the solder area should be well balanced. A symmetrical layout is paste printing, pick and place and reflow soldering by using optimized tools.

DS6658 - Rev 7 page 9/13



3.5 Reflow profile

Figure 23. ST ECOPACK recommended soldering reflow profile for PCB mounting




Note: Minimize air convection currents in the reflow oven to avoid component movement. Maximum soldering profile corresponds to the latest IPC/JEDEC J-STD-020.

DS6658 - Rev 7 page 10/13



Ordering information

Figure 24. Ordering information scheme



M2 = SOD882

T2 = Thin (SOD882T)

Table 5. Ordering information

Order code	Marking ⁽¹⁾	Package	Weight	Base qty.	Delivery mode
ESDALC5-1BM2	G	SOD882	0.93 mg	12000	Tape and reel
ESDALC5-1BT2	Н	SOD882T	0.82 mg	12000	Tape and reel

1. The marking can be rotated by multiples of 90° to differentiate assembly location

DS6658 - Rev 7 page 11/13



Revision history

Table 6. Document revision history

Date	Version	Changes
02-Feb-2010	1	Initial release.
06-Jun-2012	2	Updated Figure 11, Figure 12, Figure 15, Figure 19, Table 3, and Table 4. Updated note in page 7, 8 and 13. Updated IRM in Table 2.
05-Mar-2013	3	Clamping voltage at 30 ns added in Table 2.
09-Jan-2014	4	Updated Table 1, Table 2, Table 5, Figure 2, Figure 3, Figure 4, Figure 5, Figure 6, Figure 7, Figure 8, Figure 9, Figure 10, Figure 11, Figure 12, Figure 16, Figure 17, Figure 20, Figure 21 and Figure 24. Added Figure 14.
02-Apr-2014	5	Updated Figure 4 and Figure 5.
28-Nov-2016	6	Updated cover image, Table 2: "Electrical characteristics (Tamb = 25 °C)" and Figure 2: "Electrical characteristics (definitions)".
04-Jul-2023	7	Updated Section Cover image, Section 2.1 SOD882 package information, and Section 2.2 SOD882T package information. Minor text changes.

DS6658 - Rev 7 page 12/13



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 STMicroelectronics – All rights reserved

DS6658 - Rev 7 page 13/13