TOSHIBA CMOS Digital Integrated Circuits Silicon Monolithic


# TC9WMA2FK

### 2,048-Bit (256 × 8 Bit) Serial $E^2$ PROM

The TC9WMA2FK is electrically erasable/programmable nonvolatile memory ( $E^2$ PROM).


#### **Features**


- Serial data input/output
- Programmable in units of one word and collectively erasable in one operation
- Automatically set programming time (built-in timer)
- Programming time: 10 ms (max) ( $V_{CC} = 3.0$  to 5.5 V) 12 ms (max) ( $V_{CC} = 2.3$  to 2.7 V)
- Overwrite enabled or disabled by software
- Single power supply and low power consumption
- Operating voltage range for reading: V<sub>CC</sub> = 1.8 to 5.5 V
- Operating voltage range for writing:  $V_{CC} = 2.3$  to 5.5 V
- Wide operating temperature range (-40 to 85°C)




Weight: 0.01 g (typ.)










### **Block Diagram**



#### **Pin Function**

Pin Name	Input/Output	Function
<del>cs</del>	Input	Chip select A low on CS selects the chip. Always return CS high temporarily before executing instructions.
CLK	Input	Clock input The data on DI is latched by a rising edge of CLK. Data is output to DO by a falling edge of CLK. CLK is effective when CS is low.
DI	Input	Serial data input This pin is used to enter addresses, commands, and data into the chip.
DO	Output	Serial data output This pin outputs data from the chip.
RST	Input	Reset input A low on this input resets the chip.
NC ^		No connection (not connected internally)
Vcc	Power supply	1.8 V~5.5 V (for reading) 2/3~5.5 V (for writing)
GND	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	OV (GND)

#### **Functional Description**

#### 1. Types of Instructions

Ou sustinu	Address	Command								Dete	
Operation	Address	C0	C1	C2	C3					Data	
Read	A0~A7	1	0	0	0	0	0	0	0		
Program	A0~A7	0	1	1	0	0	0	0	0	D0~D7	
All erase	******	0	0	1	1	0	0	0	0		
Busy monitor	******	1	0	1	1	0	0	0	0		
Overwrite enable	******	1	0	0	1	0	0	0	0		
Overwrite disable	******	1	1	0	1	0	0\	0	(0)	$\langle \rangle \rangle$	
Read Auto-incremented	A0~A7	1	0	0	0	1	0	(A)	0	))	

<sup>\*:</sup> Don't care

#### 2. Operation Method

Be sure to drive  $\overline{CS}$  and  $\overline{CLK}$  high temporarily before entering an instruction. After  $\overline{CS}$  is asserted low,  $\overline{CLK}$  becomes effective, acting as a serial transfer synchronizing signal. The data on DI is latched on a rising edge of  $\overline{CLK}$ , while data is output to DO on a falling edge of  $\overline{CLK}$ 

Instructions can only be executed when the chip is not being programmed or collectively erased (i.e., when the ready/busy status signal is high). However, the Monitor Busy instruction can be entered at any time.

Only the commands listed in the above table can be used. Do not use any other command.

• Read

Entering the Read instruction causes memory data at the specified address to be read out and serially output from the DO pin.

• Program

Entering the Program instruction causes overwrite operation to automatically start within the chip, overwriting memory data at the specified address with the input data.

After the instruction is entered. CS can be driven high even while overwrite operation is still in progress internally.

• All Erase

Entering the Erase All instruction causes erase operation to automatically start within the chip, erasing memory data at all addresses.

After the instruction is entered,  $\overline{\text{CS}}$  can be driven high even while erase operation is still in progress internally.

This command clears the memory data to 0.

Busy Monitor

Entering the Monitor Busy instruction causes a ready/busy status signal to be output from the DO pin. This output signal is low while the chip is being programmed or collectively erased, and is high after programming or collective erase operation is completed.

The ready/busy status signal is output continuously until  $\overline{\text{CS}}$  is driven high.

• Overwrite Enable/Disable

Entering the Enable Overwrite instruction places the chip in overwrite enabled mode, where the Program and Erase All instructions can be entered.

Entering the Disable Overwrite instruction places the chip in overwrite disabled mode, where the Program and Erase All instructions cannot be entered.


Once the chip is placed in overwrite disabled mode, it remains disabled against overwriting until the Enable Overwrite instruction is entered.

• Read Auto-incremented

After the data at the specified address is output, the subsequent  $\overline{\text{CLK}}$  pulse causes the address to be incremented so that the data at the next address is output automatically. After the data at the last address is output, that at the first address will be read and output.


#### 3. Precautions on Powering Up or Down the Chip

- (1) A wait time of 1 ms is required before the chip can start operation after it is powered up.
- (2) Ensure that  $\overline{RST}$  is low when powering up or down the chip.
- (3) Resetting the chip places it in overwrite disabled mode.




4

(3) All Erase



5

(6) Read Auto-incremented



#### Absolute Maximum Ratings (Note) (GND = 0 V)

Characteristics	Symbol	Rating	Unit
Power supply voltage	$V_{CC}$	-0.3~7.0	V
Input voltage	$V_{IN}$	-0.3~V <sub>CC</sub> + 0.3	٧
Output voltage	V <sub>OUT</sub>	-0.3~V <sub>CC</sub> + 0.3	٧
Power dissipation	P <sub>D</sub>	200 (25°C)	mW
Soldering temperature (in time)	T <sub>sld</sub>	260 (10 s)	°C
Storage temperature	T <sub>stg</sub>	-55~125	°C
Operating temperature	T <sub>opr</sub>	-40~85	°C

Note: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction.

Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

# Operating Ranges (Note 1) (GND = 0 V, T<sub>opr</sub> = 40 to 85°C)

			/ / / A		
Characteristics	Symbol	Test Condition	Min	Max	Unit
Supply voltage (for reading)	Vcc		1.8	5.5	V
Supply voltage (for writing)	Vc¢		2.3	5.5	V

### Operating Ranges (Note 1) (Vcc = 1.8 to 2.7 V, GND = 0 V, $T_{opr} = -40$ to 85°C)

Characteristics	7 Sýmbol	1.8 V ≦ V <sub>CC</sub> < 2.3 V		2.3 V ≦ V <sub>0</sub>	Unit		
Cital acteristics	Symbol	Min	Max	Min	Max	Offic	
Low level input voltage	V <sub>IL</sub>	\ \ \ \( \langle \( \/ \)	0,15 × V <sub>CC</sub>	0	0.35	V	
High local involves to all the	V <sub>IH1</sub> (Note 1)	0.7×V <sub>CC</sub>	Vcc	1.6	V <sub>CC</sub>	V	
High level input voltage	V <sub>IH2</sub> (Note 2)	0.8 × V <sub>CC</sub>	V <sub>CC</sub>	1.8	V <sub>CC</sub>	V	
Operating frequency	fQLK.	0	0.25	0	0.5	MHz	

# Operating Ranges (Note 1) (V<sub>CC</sub> = 2.7 to 5.5 V, GND = 0 V, T<sub>opr</sub> = -40 to 85°C)

Characteristics	Symbol	2.7 V ≦ V <sub>C</sub>	CC ≦ 3.6 V	4.5 V ≦ V <sub>0</sub>	Unit		
Characteristics	Зушион	Min	Max	Min		Offic	
Low level input voltage	$\vee$ $\vee_{IL}$	0	0.45	0	0.7	V	
High level input voltage	V <sub>IH1</sub> (Note 2)	1.6	V <sub>CC</sub>	2.0	V <sub>CC</sub>	V	
High level input voltage	V <sub>IH2</sub> (Note 3)	2.2	V <sub>CC</sub>	3.0	Max 0.7	v	
Operating frequency	fCLK	0	1	0	1	MHz	

Note 1: The operating ranges must be maintained to ensure the normal operation of the device.

Unused inputs must be tied to either VCC or GND.

7

Note 2:  $\overline{\text{CS}}$ , DI,  $\overline{\text{RST}}$ 

Note 3: CLK

#### **Electrical Characteristics**

#### D.C. Characteristics ( $V_{CC} = 1.8 \text{ to } 2.7 \text{ V}$ , GND = 0 V, $T_{opr} = -40 \text{ to } 85^{\circ}\text{C}$ )

Characteristics	Symbol	Test Condition	1.8 V ≦ V <sub>0</sub>	<sub>CC</sub> < 2.3 V	2.3 V ≦ V <sub>0</sub>	<sub>CC</sub> < 2.7 V	Unit
Characteristics	Syllibol	rest Condition	Min	Max	Min	Max	Offic
Input current	ILI		_	±1 <		±1	μА
Output leakage current	I <sub>LO</sub>		_	±1		±1	μА
		I <sub>OH</sub> = -1 mA	_	_	( <u></u> )		
High level output voltage	V <sub>OH</sub>	I <sub>OH</sub> = -500 μA	_	$\overline{1}$	V <sub>CC</sub> - 0.4	_	V
		I <sub>OH</sub> = -100 μA	V <sub>CC</sub> – 0.2	$\nearrow \neg \downarrow \lor \swarrow$	D)		
		I <sub>OL</sub> = 2 mA	_		_	_	
Low level output voltage	$V_{OL}$	I <sub>OL</sub> = 500 μA	_	( <u></u> )	0.4	_	V
		I <sub>OL</sub> = 100 μA	0.2	\\	- (		
Quiescent supply current	I <sub>CC1</sub> (Note 1)			5	72/	5	μА
Supply current during read	I <sub>CC2</sub> (Note 2)			0.5 🔷		1.0	mA
Supply current during all erase/program	I <sub>CC3</sub> (Note 3)		<b>\</b>	-6	7	1.0	mA

### D.C. Characteristics ( $V_{CC} = 2.7 \text{ to } 5.5 \text{ V}$ , GND = 0 V, $T_{opr} = -40 \text{ to } 85^{\circ}\text{C}$ )

Characteristics	Symbol Test Condition		2,7 V ≤ V	CC < 3.6 V	4.5 V ≦ V <sub>C</sub>	<sub>CC</sub> ≦ 5.5 V	Unit
Characteristics	Syllibol	rest condition	Min	Max	Min	Max	Offic
Input current	ILI		_//	<u>/</u> ±1	_	±1	μΑ
Output leakage current	ILO	7	_	±1		±1	μΑ
		I <sub>OH</sub> = -1 mA	V <sub>C</sub> C - 0.4	_	V <sub>CC</sub> – 0.4	_	
High level output voltage	Voн	IOH = −500 μA		_		_	V
	$\langle (// $	I <sub>OH</sub> = -100 μA	1	_	_	_	
		$I_{OL} = 2 \text{ mA}$	0.4	_	0.4	_	
Low level output voltage	VOL	I <sub>OL</sub> = 500 µA	_	_	_	_	V
		JOL = 100 μA		Max         Min         Max           ±1         —         ±1           ±4         —         VCC - 0.4         —           —         —         —           —         —         —           —         —         —           —         —         —           5         —         5           1.5         —         2.5			
Quiescent supply current	I <sub>CC1</sub> (Note 1)			5		5	μА
Supply current during read	I <sub>CC2</sub> (Note 2)			1.5	_	2.5	mA
Supply current during all erase/program	I <sub>CC3</sub> (Note 3)		_	1.0	_	2.0	mA


Note 1: CS = 1 (except when busy, however)

Note 3: Current that flows while executing the Erase All or Program instruction.

Note 2: Current that flows for a period between a fall of the 14th  $\overline{\text{CLK}}$  pulse and a rise of the 16th  $\overline{\text{CLK}}$  pulse when executing the Read instruction.


# A.C. Characteristics (V<sub>CC</sub> = 1.8 to 2.7 V, GND = 0 V, $T_{opr}$ = -40 to 85°C)

Characteristics	Symbol	Test Condition	1.8 V ≦ V <sub>0</sub>	<sub>CC</sub> < 2.3 V	2.3 V ≦ V <sub>0</sub>	<sub>CC</sub> < 2.7 V	Unit
Characteristics	Symbol	rest Condition	Min	Max	Min	Max	Offic
Maximum clock frequency	f <sub>MAX</sub>		0	0.25	0	0.5	MHz
Minimum clock pulse width	twCLK (L)		1.0		1.0		μS
Williman clock pulse width	twCLK (H)		1.0	_ \	1.0		μδ
Minimum reset pulse width	twrst		1	_		_	μS
Minimum chip select pulse width	twcs		1	70	1	_	μS
Reset setup time	t <sub>RSS</sub>	RST setup time when CS is switched over	1		)) 1	_	μS
Clock setup time	tcks	CLK setup time when CS is switched over	500		500	_	ns
CS setup time	tcss	CLK is switched over	500		500		ns
Propagation delay time	t <sub>pLH</sub> t <sub>pHL</sub> t <sub>pZH</sub> t <sub>pZL</sub>	Time from CLK switchover until valid data is output		2.0		1.0	μs
(Note)	t <sub>pLZ</sub> t <sub>pHZ</sub>	Time from CS switchover until output data goes Hi-Z	<u>&gt;</u> –	2.0		1.0	
Input data setup time	t <sub>s</sub>	Input data setup time when CLK is switched over	500		500	_	ns
Input data hold time	t <sub>h</sub>	Input data hold time when CLK is switched over	500		500	_	ns



# A.C. Characteristics (V<sub>CC</sub> = 2.7 to 5.5 V, GND = 0 V, $T_{opr}$ = -40 to 85°C)

Characteristics	Symbol	Test Condition	2.7 V ≦ V <sub>0</sub>	<sub>CC</sub> ≦ 3.6 V	4.5 V ≦ V <sub>0</sub>	<sub>CC</sub> ≦ 5.5 V	Unit
Characteristics	Symbol	rest Condition	Min	Max	Min	Max	Offic
Maximum clock frequency	$f_{MAX}$		0	1	0	1	MHz
Minimum clock pulse width	twCLK (L)		0.4	_	0.4		μS
Williman clock pulse width	twCLK (H)		0.4		0.4		μδ
Minimum reset pulse width	twrst		1	_		_	μS
Minimum chip select pulse width	twcs		1	70	1	_	μS
Reset setup time	t <sub>RSS</sub>	RST setup time when CS is switched over	1		)) 1	_	μS
Clock setup time	tcks	CLK setup time when CS is switched over	250		250	_	ns
CS setup time	tcss	CLK is switched over	250	$\nearrow$	250		ns
Propagation delay time	t <sub>pLH</sub> t <sub>pHL</sub> t <sub>pZH</sub> t <sub>pZL</sub>	Time from CLK switchover until valid data is output		0.25		0.25	μς
(Note)	t <sub>pLZ</sub> t <sub>pHZ</sub>	Time from CS switchover until output data goes Hi-Z	> -	0.5		0.5	
Input data setup time	t <sub>s</sub>	Input data setup time when CLK is switched over	250		250	_	ns
Input data hold time	t <sub>h</sub>	Input data hold time when CLK is switched over	250		250	_	ns



# E<sup>2</sup>PROM Characteristics (GND = 0 V, 2.3 V $\leq$ V<sub>CC</sub> $\leq$ 2.7 V, T<sub>opr</sub> = -40 to 85°C)

Characteristics	Symbol	Test Condition	Min	Тур.	Max	Unit
All erase time	tE		_		12	ms
Program time	t <sub>P</sub>		_		12	ms
Endurance	N <sub>EW</sub>		1×10 <sup>5</sup>	_	_	Times
Data retention time	t <sub>RET</sub>		10	_		Year

# E<sup>2</sup>PROM Characteristics (GND = 0 V, 3.0 V $\leq$ V<sub>CC</sub> $\leq$ 5.5 V, T<sub>opr</sub> = 40 to 85°C)

Characteristics	Symbol	Test Condition	Min	Тур.	Max	Unit
All erase time	tE		<b>)</b> / -		10	ms
Program time	t <sub>P</sub>		_		10	ms
Endurance	N <sub>EW</sub>		1 × 10 <sup>5</sup>	A	$\rightarrow$	Times
Data retention time	t <sub>RET</sub>		10	7	> —	Year

### **Capacitance Characteristics (Ta = 25°C)**

Characteristics	Symbol	Test Condition	V <sub>CC</sub> (V)	Тур.	Unit
Input capacitance	C <sub>IN</sub>		3.3	4	pF
Output capacitance	CO		3.3	3	pF
Equivalent Internal capacitance	$C_{PD}$	$f_{ N} = 1 \text{ MHz}$ (No	ote) 3.3	8.5	pF

Note: C<sub>PD</sub> denotes the IC's internal equivalent capacitance calculated from the amount of current it consumes while operating.

The average current consumption during non-loaded operation is obtained from the equations below.


11

ICC (Read) = fCLK·CPD·VCC+VCC1+VCC1+VCC2·3/24

ICC (Prog) = fCLK·CPD·VCC + ICC1 + ICC3



### A.C. Characteristics Timing Chart



### **Input/Output Circuits of Pins**

Pin Name	Туре	Input/Output Circuit	Remarks
CS DI I RST	Input		
CLK	Input		Hysteresis input
DO O	Dutput	Output control signal Vcc	Initial "HiZ"

### **Package Dimensions**

SSOP8-P-0.50A Unit: mm 3.1±0.1 2.3±0.1 0.5 0.5 0.5 Weight: 0.01 g (typ.)

#### **RESTRICTIONS ON PRODUCT USE**

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information
  in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before creating and producing designs and using, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application that Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- Product is intended for use in general electronics applications (e.g., computers, personal equipment, office equipment, measuring equipment, industrial robots and home electronics applications or for specific applications as expressly stated in this document. Product is neither intended nor warranted for use in equipment or systems that require extraordinarily high levels of quality and/or reliability and/or a malfunction or failure of which may cause loss of human life bodily injury, serious property damage or serious public impact ("Unintended Use"). Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. Do not use Product for Unintended Use unless specifically permitted in this document.
- . Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE
  FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY
  WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR
  LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND
  LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO
  SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS
  FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product.
   Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA assumes no liability for damages or losses occurring as a result of noncompliance with applicable laws and regulations.

15