

## FDS4435A

### P-Channel Logic Level PowerTrench™ MOSFET


#### **General Description**


This P-Channel Logic Level MOSFET is produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize the on-state resistance and yet maintain low gate charge for superior switching performance.

These devices are well suited for notebook computer applications: load switching and power management, battery charging circuits, and DC/DC conversion.

#### **Features**

- -9 A, -30 V.  $R_{DS(ON)} = 0.0175 \Omega$  @  $V_{GS} = -10 V$   $R_{DS(ON)} = 0.0250 \Omega$  @  $V_{GS} = -4.5 V$
- · Low gate charge (21nC typical).
- $\bullet$  High performance trench technology for extremely low  $R_{_{\mathrm{DS(ON)}}}.$
- · High power and current handling capability.





### Absolute Maximum Ratings T<sub>A</sub> = 25°C unless otherwise noted

Symbol	Parameter	Ratings	Units	
V <sub>DSS</sub>	Drain-Source Voltage	-30	V	
V <sub>GSS</sub>	Gate-Source Voltage		± 20	V
I <sub>D</sub>	Drain Current - Continuous	(Note 1a)	-9	Α
	- Pulsed		-50	1
P <sub>D</sub>	Power Dissipation for Single Operation	(Note 1a)	2.5	W
		(Note 1b)	1.2	1
		(Note 1c)	1	
T <sub>J</sub> , T <sub>stg</sub>	Operating and Storage Junction Temperatu	-55 to +150	°C	

### **Thermal Characteristics**


$R_{_{\theta}JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	50	°C/W
R <sub>e</sub> JC	Thermal Resistance, Junction-to-Case	(Note 1)	25	°C/W

### **Package Marking and Ordering Information**

Device Marking	Device	Reel Size	Tape Width	Quantity
FDS4435A	FDS4435A	13"	12mm	2500 units

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	acteristics					
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_{D} = -250 \mu\text{A}$	-30			V
<u>ΔBV<sub>DSS</sub></u> ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	$I_D$ = -250 $\mu$ A,Referenced to 25°C		-26		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = -24 \text{ V}, V_{GS} = 0$ $T_{J} = 125^{\circ}\text{C}$			-1 -10	μΑ
I <sub>GSSF</sub>	Gate-Body Leakage Current, Forward	$T_{J} = 125^{\circ}C$ $V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$			100	nA
I <sub>GSSR</sub>	Gate-Body Leakage Current, Reverse	$V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$			-100	nA
On Chara	acteristics (Note 2)					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \mu\text{A}$	-1	-1.7	-3	V
$\Delta V_{GS(th)} \over \Delta T_J$	Gate Threshold Voltage Temperature Coefficient	$I_D$ = -250 $\mu$ A,Referenced to 25°C		4.2		mV/°C
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	$V_{GS} = -10 \text{ V}, I_D = -9 \text{ A}$		0.015	0.0185	Ω
		T <sub>J</sub> = 125°C		0.021	0.030	
		V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = -7 A		0.023	0.025	
I <sub>D(on)</sub>	On-State Drain Current	V <sub>GS</sub> = -10 V, V <sub>DS</sub> = -5 V	-40			А
<b>g</b> FS	Forward Transconductance	$V_{DS} = -10 \text{ V}, I_{D} = -9 \text{ A}$		25		S
Dynamic	Characteristics					
Ciss	Input Capacitance	V <sub>DS</sub> = -15 V, V <sub>GS</sub> = 0 V		2010		pF
Coss	Output Capacitance	f = 1.0 MHz		590		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			260		pF
Switchin	g Characteristics (Note 2)					
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> = -15 V, I <sub>D</sub> = -1 A		12	22	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS} = -10 \text{ V}, R_{GEN} = 6 \Omega$		15	27	ns
t <sub>d(off)</sub>	Turn-Off Delay Time			100	140	ns
t <sub>f</sub>	Turn-Off Fall Time			55	80	ns
$Q_g$	Total Gate Charge	V <sub>DS</sub> = -15 V, I <sub>D</sub> = -9 A		21	30	nC
Q <sub>gs</sub>	Gate-Source Charge	$V_{GS} = -5 V$ ,		6		nC
$Q_{gd}$	Gate-Drain Charge			8		nC
	urce Diode Characteristics and	<u> </u>				
ls	Maximum Continuous Drain-Source Did				-2.1	Α
$V_{SD}$	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = -2.1 \text{ A}$ (Note 2)		0.75	-1.2	V
t <sub>rr</sub>	Source-Drain Reverse Recovery Time	$I_F = -10 \text{ A}, dI_F/dt = 100 \text{ A/}\mu\text{S}$		36	80	ns

<sup>1:</sup>  $R_{\theta,JA}$  is the sum of the junction-to-case and case-to-ambient resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta JA}$  is determined by the user's board design.







a) 50° C/W when mounted on a 1 in² pad of 2 oz. copper.

b) 105° C/W when mounted on a 0.04 in² pad of 2 oz. copper.

c) 125° C/W when mounted on a 0.006 in² pad of 2 oz. copper.

Scale 1 : 1 on letter size paper

2: Pulse Test: Pulse Width  $\leq$  300  $\mu$ s, Duty Cycle  $\leq$  2.0%

### **Typical Characteristics**




Figure 1. On-Region Characteristics




Figure 3. On-Resistance Variation with Temperature




Figure 5. Transfer Characteristics




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage




Figure 4. On-Resistance Variation with Gate-to-Source Voltage





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature

### Typical Characteristics (continued)







Figure 7. Gate-Charge Characteristics








Figure 9. Maximum Safe Operating Area

Figure 10. Single Pulse Maximum Power Dissipation





Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c. Transient themal response will change depending on the circuit board design.

### **SO-8 Tape and Reel Data and Package Dimensions**



#### SOIC(8lds) Packaging Configuration: Figure 1.0



Packaging	Description


Packaging Description:

SOIC-8 parts are shipped in tape. The carrier tape is made from a dissipative (carbon filled) polycarbonate resin. The cover tape is a multilayer film (Heat Activated Adhesive in nature) primarily composed of polyester film, adhesive layer, sealant, and amit-static sprayed agent. These reeled parts in standard option are shipped with 2,500 units per 13° or 300cm diameter reel. The reels are dark blue in color and is made of polystyrene plastic (antistatic coated). Other option comes in 500 units per 7° or 177cm diameter reel. This and some other options are further described in the Packaging Information table.

These full reles are individually barcode labeled and placed inside a standard intermediate box (illustrated in figure 1.0) made of recyclable corrugated brown paper. One box contains two reels maximum. And these boxes are placed inside a barcode labeled shipping box which comes in different sizes depending on the number of parts shipped.

ESD Label

F63TN Label





**SOIC-8 Unit Orientation** 

343mm x 342mm x 64mm Standard Intermediate box


#### SOIC (8lds) Packaging Information Packaging Option Standard o flow code) L86Z D84Z Rail/Tube TNR Packaging type TNR TNR Qty per Reel/Tube/Bag 2.500 4.000 500 Reel Size 13" Dia 13" Dia 7" Dia Box Dimension (mm) 343y64y343 530x130x83 343y64y343 184v187v47 Max qty per Box 5,000 30,000 8,000 1,000 Weight per unit (gm) 0.0774 0.0774 0.0774 0.0774 Weight per Reel (kg) 0.6060 0.9696 0.1182 Note/Comments

#### F63TNR Label sample

Label




# SOIC(8lds) Tape Leader and Trailer Configuration: Figure 2.0



F63TNL



## SOIC(8lds) Embossed Carrier Tape






	Dimensions are in millimeter													
Pkg type	A0	В0	w	D0	D1	E1	E2	F	P1	P0	K0	т	Wc	Тс
SOIC(8lds) (12mm)	6.50 +/-0.10	5.30 +/-0.10	12.0 +/-0.3	1.55 +/-0.05	1.60 +/-0.10	1.75 +/-0.10	10.25 min	5.50 +/-0.05	8.0 +/-0.1	4.0 +/-0.1	2.1 +/-0.10	0.450 +/- 0.150	9.2 +/-0.3	0.06 +/-0.02

Notes: A0, B0, and K0 dimensions are determined with respect to the EIA/Jedec RS-481 rotational and lateral movement requirements (see sketches A, B, and C).




Sketch A (Side or Front Sectional View)
Component Rotation

13" Diameter Option



Sketch B (Top View)

Component Rotation




Sketch C (Top View)

Component lateral movement

DETAIL AA

### SOIC(8lds) Reel Configuration: Figure 4.0





	Dimensions are in inches and millimeters								
Tape Size	Reel Option	Dim A	Dim B	Dim C	Dim D	Dim N	Dim W1	Dim W2	Dim W3 (LSL-USL)
12mm	7" Dia	7.00 177.8	0.059 1.5	512 +0.020/-0.008 13 +0.5/-0.2	0.795 20.2	2.165 55	0.488 +0.078/-0.000 12.4 +2/0	0.724 18.4	0.469 - 0.606 11.9 - 15.4
12mm	13" Dia	13.00 330	0.059 1.5	512 +0.020/-0.008 13 +0.5/-0.2	0.795 20.2	7.00 178	0.488 +0.078/-0.000 12.4 +2/0	0.724 18.4	0.469 - 0.606 11.9 - 15.4

W2 max Measured at Hub

### SO-8 Tape and Reel Data and Package Dimensions, continued


# SOIC-8 (FS PKG Code S1)





Scale 1:1 on letter size paper
Dimensions shown below are in:
inches [millimeters]

Part Weight per unit (gram): 0.0774



#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

CROSSVOLT<sup>TM</sup> POP<sup>TM</sup>

E<sup>2</sup>CMOS<sup>™</sup> PowerTrench<sup>™</sup>

FACT<sup>TM</sup> QS<sup>TM</sup>

 $\begin{array}{lll} \mathsf{FACT} \ \mathsf{Quiet} \ \mathsf{Series^{\mathsf{TM}}} & \mathsf{Quiet} \ \mathsf{Series^{\mathsf{TM}}} \\ \mathsf{FAST}^{\otimes} & \mathsf{SuperSOT^{\mathsf{TM}}}\text{-}3 \\ \mathsf{FASTr^{\mathsf{TM}}} & \mathsf{SuperSOT^{\mathsf{TM}}}\text{-}6 \\ \mathsf{GTO^{\mathsf{TM}}} & \mathsf{SuperSOT^{\mathsf{TM}}}\text{-}8 \\ \mathsf{HiSeC^{\mathsf{TM}}} & \mathsf{TinyLogic^{\mathsf{TM}}} \\ \end{array}$ 

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.