


- **Military Operating Temperature**  
Range ... -55°C to 125°C
- **Processed to MIL-STD-883, Class B**
- **Organization ... 16K × 8**
- **Single 5-V Power Supply**
- **Pin Compatible With Existing 64K and 128K EPROMs**
- **All Inputs/Outputs Fully TTL Compatible**
- **Max Access/Min Cycle Times**

$V_{CC} \pm 5\%$	$V_{CC} \pm 10\%$
'27C128-120	120 ns
'27C128-15	150 ns
'27C128-17	170 ns
'27C128-20	200 ns
'27C128-25	250 ns
'27C128-30	300 ns

- **HVCMOS Technology**
- **3-State Output Buffer**
- **Low Power Dissipation**
  - Active ... 138 mW Worst Case
  - Standby ... 1.7 mW Worst Case (CMOS-Input Levels)
- **400-mV Minimum DC Noise Immunity With Standard TTL Loads**

J PACKAGE†  
(TOP VIEW)

† Package is shown for pinout reference only.

## PIN NOMENCLATURE

A0–A13	Address Inputs
$\bar{E}$	Chip Enable/Power Down
$\bar{G}$	Output Enable
GND	Ground
PGM	Program
Q0–Q7	Outputs
VCC	5-V Power Supply
VPP	12–13-V Power Supply

## description

The SMJ27C128 series are 131 072-bit, ultraviolet-light erasable, electrically programmable read-only memory. These devices are fabricated using HVCMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 54 TTL circuits without the use of external pullup resistors. The data outputs are three-state for connecting multiple devices to a common bus. The SMJ27C128 is pin compatible with 28-pin 128K ROMs and EPROMs. They are offered in a 600-mil dual-in-line ceramic package (J suffix) rated for operation from -55°C to 125°C.

Since these EPROMs operate from a single 5-V supply (in the read mode), they are ideal for use in microprocessor-based systems. One other (12.5 V) supply is needed for programming, but all programming signals are TTL level. These devices are programmable by either Fast or SNAP! Pulse programming algorithms. The Fast programming algorithm uses a  $V_{PP}$  of 12.5 V and a  $V_{CC}$  of 6 V for a nominal programming time of two minutes. The SNAP! Pulse programming algorithm uses a  $V_{PP}$  of 13.0 V and a  $V_{CC}$  of 6.5 V for a nominal programming time of two seconds. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.

## operation

The seven modes of operation for the SMJ27C128 are listed in the following table. The read mode requires a single 5-V supply. All inputs are TTL level except for  $V_{PP}$  during programming (12.5 V for Fast, or 13 V for SNAP! Pulse) and 12 V on A9 for signature mode.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS  
INSTRUMENTS

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

Copyright © 1993, Texas Instruments Incorporated

9-243

FUNCTION (PINS)	MODE						
	READ	OUTPUT DISABLE	STANDBY	PROGRAMMING	VERIFY	PROGRAM INHIBIT	SIGNATURE MODE
$\bar{E}$ (20)	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>
G (22)	V <sub>IL</sub>	V <sub>IH</sub>	X†	V <sub>IH</sub>	V <sub>IL</sub>	X	V <sub>IL</sub>
PGM (27)	V <sub>IH</sub>	V <sub>IH</sub>	X	V <sub>IL</sub>	V <sub>IH</sub>	X	V <sub>IH</sub>
V <sub>PP</sub> (1)	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>PP</sub>	V <sub>PP</sub>	V <sub>PP</sub>	V <sub>CC</sub>
V <sub>CC</sub> (28)	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>
A9 (24)	X	X	X	X	X	X	V <sub>H</sub> ‡
A0 (10)	X	X	X	X	X	X	V <sub>IL</sub>
Q0-Q7 (11-13, 15-19)	Data Out	HI-Z	HI-Z	Data In	Data Out	HI-Z	CODE
							MFG
							97
							83

† X can be V<sub>IL</sub> or V<sub>IH</sub>.‡ V<sub>H</sub> = 12 V ± 0.5 V.**read/output disable**

When the outputs of two or more SMJ27C128s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of the selected SMJ27C128, a low-level signal is applied to the  $\bar{E}$  and G pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. Output data is accessed at pins Q0 through Q7.

**latchup immunity**

Latchup immunity on the SMJ27C128 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the devices are interfaced to industry-standard TTL or MOS logic devices. Input/output layout approach controls latchup without compromising performance or packing density.

For more information see application report SMLA001; "Design Considerations; Latchup Immunity of the HVCMOS EPROM Family," available through TI Field Sales Offices.

**powerdown**

Active I<sub>CC</sub> supply current can be reduced from 25 mA to 500  $\mu$ A (TTL-level inputs) or 300  $\mu$ A (CMOS-level inputs) by applying a high input signal to the  $\bar{E}$  pin. In this mode all outputs are in the high-impedance state.

**erasure**

Before programming, the SMJ27C128 is erased by exposing the chip through the transparent lid to a high intensity ultraviolet light (wavelength 2537 Å). EPROM erasure before programming is necessary to assure that all bits are in the logic 1 (high) state. Logic lows are programmed into the desired locations. A programmed logic low can be erased only by ultraviolet light. The recommended minimum exposure dose (UV intensity × exposure time) is 15 W·s/cm<sup>2</sup>. A typical 12 mW/cm<sup>2</sup>, filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the SMJ27C128, the window should be covered with an opaque label.

**SNAP! Pulse programming**

The 128K EPROM can be programmed using the TI SNAP! Pulse programming algorithm illustrated by the flowchart in Figure 1, which can reduce programming time to a nominal of two seconds. Actual programming time will vary as a function of the programmer used.

Data is presented in parallel (eight bits) on pins Q0 to Q7. Once addresses and data are stable,  $\overline{\text{PGM}}$  is pulsed.

The SNAP! Pulse programming algorithm uses initial pulses of 100  $\mu\text{s}$  followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to 10 (ten) 100- $\mu\text{s}$  pulses per byte are provided before a failure is recognized.

The programming mode is achieved when  $V_{PP} = 13\text{ V}$ ,  $V_{CC} = 6.5\text{ V}$ ,  $\overline{\text{G}} = V_{IH}$ , and  $\overline{\text{E}} = V_{IL}$ . More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAP! Pulse programming routine is complete, all bits are verified with  $V_{CC} = V_{PP} = 5\text{ V}$ .

**fast programming**

The 128K EPROM can be programmed using the Fast programming algorithm illustrated by the flowchart in Figure 2. During Fast programming, data is presented in parallel (eight bits) on pins Q0 through Q7. Data is presented in parallel (eight bits) on pins Q0 to Q7. Once addresses and data are stable,  $\overline{\text{PGM}}$  is pulsed. The programming mode is achieved when  $V_{PP} = 12.5\text{ V}$ ,  $V_{CC} = 6\text{ V}$ ,  $\overline{\text{G}} = V_{IH}$ ,  $\overline{\text{PGM}} = V_{IL}$ , and  $\overline{\text{E}} = V_{IL}$ . More than one SMJ27C128 can be programmed when the devices are connected in parallel. Locations can be programmed in any order.

Programming uses two types of programming pulses: Prime and Final. The length of the Prime pulse is 1 millisecond; this pulse is applied X times. After each Prime pulse, the byte being programmed is verified. If the correct data is read, the Final programming pulse is applied; if correct data is not read, an additional 1 millisecond pulse is applied up to a maximum X of 25. The Final programming pulse is 3X long. This sequence of programming and verification is performed at  $V_{CC} = 6\text{ V}$  and  $V_{PP} = 12.5\text{ V}$ . When the full Fast programming routine is complete, all bits are verified with  $V_{CC} = V_{PP} = 5\text{ V}$  (see Figure 2).

**program inhibit**

Programming may be inhibited by maintaining a high level input on the  $\overline{\text{E}}$  or  $\overline{\text{PGM}}$  pin.

**program verify**

Programmed bits may be verified with  $V_{PP} = 12.5\text{ V}$  when  $\overline{\text{G}} = V_{IL}$ ,  $\overline{\text{E}} = V_{IL}$ , and  $\overline{\text{PGM}} = V_{IH}$ .

**signature mode**

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 24) is forced to  $12\text{ V} \pm 0.5\text{ V}$ . Two identifier bytes are accessed by A0 (pin 10); i.e., A0 =  $V_{IL}$  accesses the manufacturer code, which is output on Q0–Q7; A0 =  $V_{IH}$  accesses the device code, which is output on Q0–Q7. All other addresses must be held at  $V_{IL}$ . Each byte possesses odd parity on bit Q7. The manufacturer code for these devices is 97, and the device code is 83.




Figure 1. SNAPI Pulse Programming Flowchart

TEXAS INSTR (ASIC/MEMORY)





Figure 2. FAST Programming Flowchart

SMJ27C128 62E D ■ 8961725 0081280 950 ■ TII5  
 131 072-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SGMS006C—AUGUST 1986—REVISED FEBRUARY 1993

TEXAS INSTR (ASIC/MEMORY)

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡**

Supply voltage range, $V_{CC}$ (see Note 1)	–0.6 V to 7 V
Supply voltage range, $V_{PP}$ (see Note 1)	–0.6 V to 14 V
Input voltage range (see Note 1), All inputs except A9	–0.6 V to 6.5 V
A9	–0.6 V to 13.5 V
Output voltage range (see Note 1)	–0.6 V to $V_{CC} + 1$ V
Minimum operating free-air temperature	–55° C
Maximum operating case temperature	125° C
Storage temperature range	–65° C to 150° C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

TEXAS  
INSTRUMENTS

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

## 131 072-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

TEXAS INSTR (ASIC/MEMORY)

SGMS006C—AUGUST 1986—REVISED FEBRUARY 1993

## recommended operating conditions.

			'27C128-120			'27C128-15 '27C128-17 '27C128-20 '27C128-25 '27C128-30			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage	Read mode (see Note 2)	4.75	5	5.25	4.5	5	5.5	V
		Fast programming algorithm	5.75	6	6.25	5.75	6	6.25	V
		SNAPI Pulse programming algorithm	6.25	6.50	6.75	6.25	6.5	6.75	V
V <sub>PP</sub>	Supply voltage	Read mode (see Note 3)	V <sub>CC</sub> -0.6		V <sub>CC</sub> +0.6	V <sub>CC</sub> -0.6		V <sub>CC</sub> +0.6	V
		Fast programming algorithm	12	12.5	13	12	12.5	13	V
		SNAPI Pulse programming algorithm	12.75	13	13.25	12.75	13	13.25	V
V <sub>IH</sub>	High-level input voltage	TTL	2		V <sub>CC</sub> +1	2		V <sub>CC</sub> +1	V
		CMOS	V <sub>CC</sub> -0.2		V <sub>CC</sub> +1	V <sub>CC</sub> -0.2		V <sub>CC</sub> +1	V
V <sub>IL</sub>	Low-level input voltage	TTL	-0.5		0.8	-0.5		0.8	V
		CMOS	-0.5		0.2	-0.5		0.2	V
T <sub>A</sub>	Operating free-air temperature		-55			-55			°C
T <sub>C</sub>	Operating case temperature		125			125			°C

NOTES: 2. V<sub>CC</sub> must be applied before or at the same time as V<sub>PP</sub> and removed after or at the same time as V<sub>PP</sub>. The device must not be inserted into or removed from the board when V<sub>PP</sub> or V<sub>CC</sub> is applied.

3. V<sub>PP</sub> can be connected to V<sub>CC</sub> directly (except in the program mode). V<sub>CC</sub> supply current in this case would be I<sub>CC</sub> + I<sub>PP</sub>.

## electrical characteristics over full ranges of operating conditions

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -400 mA		2.4			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 2.1 mA				0.4	V
I <sub>I</sub>	Input current (leakage)	V <sub>I</sub> = 0 to 5.5 V				±1	μA
I <sub>O</sub>	Output current (leakage)	V <sub>O</sub> = 0 to V <sub>CC</sub>				±1	μA
I <sub>PP1</sub>	V <sub>PP</sub> supply current	V <sub>PP</sub> = V <sub>CC</sub> = 5.5 V				100	μA
I <sub>PP2</sub>	V <sub>PP</sub> supply current‡ (during program pulse)	V <sub>PP</sub> = 13 V			35	50	mA
I <sub>CC1</sub>	V <sub>CC</sub> supply current (standby)	TTL-input level	V <sub>CC</sub> = 5.5 V, $\bar{E}$ = V <sub>IH</sub>			500	μA
		CMOS-input level	V <sub>CC</sub> = 5.5 V, $\bar{E}$ = V <sub>CC</sub>			300	μA
I <sub>CC2</sub>	V <sub>CC</sub> supply current (active)	V <sub>CC</sub> = 5.5 V, $\bar{E}$ = V <sub>IL</sub> , t <sub>cycle</sub> = minimum cycle time, outputs open			10	25	mA

† Typical values are at T<sub>A</sub> = 25°C and nominal voltages.

‡ This parameter has been characterized at 25°C and is not tested.

## capacitance§

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
C <sub>I</sub>	Input capacitance	V <sub>I</sub> = 0, f = 1 MHz			6	10	pF
C <sub>O</sub>	Output capacitance	V <sub>O</sub> = 0, f = 1 MHz			8	14	pF

† Typical values are at T<sub>A</sub> = 25°C and nominal voltages.

§ Capacitance measurements are made on sample basis only.

TEXAS  
INSTRUMENTS

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

switching characteristics over full ranges of recommended operating conditions (see Notes 4 and 5)

PARAMETER	TEST CONDITIONS (SEE NOTES 4 AND 5)	'27C128-120		'27C128-15		'27C128-17		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
$t_{a(A)}$ Access time from address	See Figure 3		120		150		170	ns
$t_{a(E)}$ Access time from chip enable			120		150		170	ns
$t_{en(G)}$ Output enable time from $\bar{G}$			50		70		70	ns
$t_{dis}$ Output disable time from $\bar{G}$ or $\bar{E}$ , whichever occurs first†		0	50	0	50	0	50	ns
$t_{v(A)}$ Output data valid time after change of address, $\bar{E}$ , or $\bar{G}$ , whichever occurs first†		0		0		0		ns

PARAMETER	TEST CONDITIONS (SEE NOTES 4 AND 5)	'27C128-20		'27C128-25		'27C128-30		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
$t_{a(A)}$ Access time from address	See Figure 3		200		250		300	ns
$t_{a(E)}$ Access time from chip enable			200		250		300	ns
$t_{en(G)}$ Output enable time from $\bar{G}$			75		100		120	ns
$t_{dis}$ Output disable time from $\bar{G}$ or $\bar{E}$ , whichever occurs first†		0	60	0	60	0	105	ns
$t_{v(A)}$ Output data valid time after change of address, $\bar{E}$ , or $\bar{G}$ , whichever occurs first†		0		0		0		ns

† Value calculated from 0.5 V delta to measured level. This parameter is only sampled and not production tested.

recommended timing requirements for programming:  $V_{CC} = 6\text{ V}$  and  $V_{pp} = 12.5\text{ V}$  (Fast) or  $V_{CC} = 6.5$  and  $V_{pp} = 13\text{ V}$  (SNAP! Pulse),  $T_A = 25^\circ\text{C}$  (see Note 4)

		MIN	NOM	MAX	UNIT
$t_{w(IPGM)}$ Initial program pulse duration	Fast programming algorithm	0.95	1	1.05	ms
	SNAP! Pulse programming algorithm	95	100	105	$\mu\text{s}$
$t_{w(FPGM)}$ Final pulse duration	Fast programming only	2.85		78.75	ms
$t_{su(A)}$ Address setup time		2			$\mu\text{s}$
$t_{su(G)}$ $\bar{G}$ setup time		2			$\mu\text{s}$
$t_{dis}$ Output disable time from $\bar{G}$		0		130	ns
$t_{enG}$ Output enable time from $\bar{G}$				150	ns
$t_{su(D)}$ Data setup time		2			$\mu\text{s}$
$t_{su(VPP)}$ $V_{pp}$ setup time		2			$\mu\text{s}$
$t_{su(VCC)}$ $V_{CC}$ setup time		2			$\mu\text{s}$
$t_{h(A)}$ Address hold time		0			$\mu\text{s}$
$t_{h(D)}$ Data hold time		2			$\mu\text{s}$
$t_{su(E)}$ $\bar{E}$ setup time		2			$\mu\text{s}$

NOTES: 4. For all switching characteristics and timing measurements input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2.0 V for logic high and 0.8 V for logic low for both inputs and outputs.

5. Common test conditions apply for  $t_{dis}$  except during programming.



## PARAMETER MEASUREMENT INFORMATION





Figure 3. Output Load Circuit

## AC testing input/output wave forms



A.C. testing inputs are driven at 2.4 V for logic high and 0.4 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low for both inputs and outputs.




Figure 4. Read Cycle Timing

## PARAMETER MEASUREMENT INFORMATION




Figure 5. Program Cycle Timing