62E D 8961725 0081275 593 ■ TII5 SMJ27C128

TEXAS INSTR (ASIC/MEMORY)

SGMS006C-AUGUST 1986-REVISED FEBRUARY 1993

• •	Range – 55°C to 125°C Processed to MIL-STD-883, Class B Organization 16K × 8		_			
Processed to	MIL-STD-883, (Class B	Van	, $\overline{}$	رير] V _{CC}
Organization	16K×8					PGM
Single 5-V Po	wer Sunnly		4	-] A13
Omgio o-vi c	one: ouppiy		A6[]	4	25] A8
Pin Compatil	ole With Existing	64K and 128K	A5[5	24] A9
EPROMS	_		A4 [6	23	A11
All Immunta/Ou	Anna Calles TTI	O - mam a Alla I a	A3[7	22	Ū
All inputs/Ou	itputs rully I IL	Compatible	A2	8		A10
Max Access/	Min Cycle Times	\	ч	-	20	
Vac + 5%	Voc + 10%		A0[10	19] Q7
100 - 070	<u> </u>		Q0[11	18] Q6
'27C128-120		120 ns	Q1[12	17] Q5
_	'27C128-15	150 ns	Q2	13	16	Q4
•	'27C128-17	170 ns	GND	14	15	Q3
	'27C128-20	200 ns	Ī			Ī
	Range 5 Processed to Organization Single 5-V Po Pin Compatib EPROMs All Inputs/Ou Max Access/ VCC ± 5%	Range 55°C to 125°C Processed to MIL-STD-883, C Organization 16K × 8 Single 5-V Power Supply Pin Compatible With Existing EPROMs All Inputs/Outputs Fully TTL Max Access/Min Cycle Times Vcc ± 5% Vcc ± 10% '27C128-120 '27C128-15 '27C128-17	Processed to MIL-STD-883, Class B Organization 16K × 8 Single 5-V Power Supply Pin Compatible With Existing 64K and 128K EPROMs All Inputs/Outputs Fully TTL Compatible Max Access/Min Cycle Times Vcc ± 5% Vcc ± 10% '27C128-120 120 ns '27C128-15 150 ns '27C128-17 170 ns	Range 55°C to 125°C Processed to MIL-STD-883, Class B VPPI Organization 16K × 8 A12 Single 5-V Power Supply A6 Pin Compatible With Existing 64K and 128K A5 EPROMS A4 [A3 [A2 [Max Access/Min Cycle Times A1 [VCC ± 5% VCC ± 10% 20 [120 ns 27C128-120 120 ns 27C128-15 150 ns 27C128-17 170 ns GND [Range – 55°C to 125°C Processed to MIL-STD-883, Class B Vpp 1 Organization 16K × 8 A7 3 A6 4 Pin Compatible With Existing 64K and 128K A6 4 EPROMS A4 6 A3 7 A2 8 Max Access/Min Cycle Times Vcc ± 5% Vcc ± 10% 200 11 12 27C128-120 120 ns 27C128-15 150 ns 22 13 33 7 40 10 20 11 22 13 34 7 45 8 46 4 47 8 48 9 40 10 20 11 22 13 35 12 26 13 36 10 37 12 48 10 49 10 40 10 40 11 40 12 41 12 42 13	Range – 55°C to 125°C (TOP VIEW) Processed to MIL-STD-883, Class B VPP

250 ns

300 ns

- HVCMOS Technology
- 3-State Output Buffer
- Low Power Dissipation
 - Active ... 138 mW Worst Case
 - Standby . . . 1.7 mW Worst Case (CMOS-Input Levels)
- 400-mV Minimum DC Noise Immunity With Standard TTL Loads

'27C128-25

'27C128-30

PIN NOMENCLATURE							
A0-A13	Address Inputs						
Ē	Chip Enable/Power Down						
G	Output Enable						
GND	Ground						
PGM	Program						
Q0-Q7	Outputs						
V _C C	5-V Power Supply						
VPP	12-13-V Power Supply						

† Package is shown for pinout reference only.

description

The SMJ27C128 series are 131 072-bit, ultraviolet-light erasable, electrically programmable read-only memory. These devices are fabricated using HVCMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 54 TTL circuits without the use of external pullup resistors. The data outputs are three-state for connecting multiple devices to a common bus. The SMJ27C128 is pin compatible with 28-pin 128K ROMs and EPROMs. They are offered in a 600-mil dual-in-line ceramic package (J suffix) rated for operation from -55° C to 125°C.

Since these EPROMs operate from a single 5-V supply (in the read mode), they are ideal for use in microprocessor-based systems. One other (12.5 V) supply is needed for programming, but all programming signals are TTL level. These devices are programmable by either Fast or SNAP! Pulse programming algorithms. The Fast programming algorithm uses a V_{PP} of 12.5 V and a V_{CC} of 6 V for a nominal programming time of two minutes. The SNAP! Pulse programming algorithm uses a V_{PP} of 13.0 V and a V_{CC} of 6.5 V for a nominal programming time of two seconds. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.

operation

The seven modes of operation for the SMJ27C128 are listed in the following table. The read mode requires a single 5-V supply. All inputs are TTL level except for V_{PP} during programming (12.5 V for Fast, or 13 V for SNAP! Pulse) and 12 V on A9 for signature mode.



SMJ27C128 L2E D ■ A961725 DDA1276 42T ■ TII5 131 072-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SGMS006C-AUGUST 1986-REVISED FEBRUARY 1993

TEXAS INSTR (ASIC/MEMORY)

FUNCTION				MODI	E			
(PINS)	READ	OUTPUT DISABLE	STANDBY	PROGRAMMING	VERIFY	PROGRAM INHIBIT		ATURE ODE
Ē (20)	VIL	V _{IL}	VIH	VIL	VIL	ViH	,	/IL
G (22)	V _{IL}	VIH	χ†	ViH	VIL	×	V _{IL}	
PGM (27)	VIH	VIH	х	V _{IL}	VIH	х	VIH	
Vpp (1)	Vcc	Vcc	Vcc	V _{PP}	Vpp	V _{PP}	Vcc	
V _C C (28)	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	V	cc
A9 (24)	х	х	х	x	х	х	V _H ‡	V _H ‡
A0 (10)	х	×	х	х	х	×	V _{IL} V	
Q0-Q7							CODE	
1–13, 15–19)	Data Out	HI-Z	HI-Z	Data In	Data Out	HI-Z	MFG	DEVIC
							97	83

 $^{^{\}dagger}$ X can be V_{IL} or V_{IH}. ‡ V_H = 12 V ± 0.5 V.

read/output disable

When the outputs of two or more SMJ27C128s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of the selected SMJ27C128, a low-level signal is applied to the \overline{E} and \overline{G} pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. Output data is accessed at pins Q0 through Q7.

latchup immunity

Latchup immunity on the SMJ27C128 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the devices are interfaced to industry-standard TTL or MOS logic devices. Input/output layout approach controls latchup without compromising performance or packing density.

For more information see application report SMLA001; "Design Considerations; Latchup Immunity of the HVCMOS EPROM Family," available through TI Field Sales Offices.

powerdown

Active I_{CC} supply current can be reduced from 25 mA to 500 μ A (TTL-level inputs) or 300 μ A (CMOS-level inputs) by applying a high input signal to the \overline{E} pin. In this mode all outputs are in the high-impedance state.

erasure

Before programming, the SMJ27C128 is erased by exposing the chip through the transparent lid to a high intensity ultraviolet light (wavelength 2537 Å). EPROM erasure before programming is necessary to assure that all bits are in the logic 1 (high) state. Logic lows are programmed into the desired locations. A programmed logic low can be erased only by ultraviolet light. The recommended minimum exposure dose (UV intensity × exposure time) is 15 W•s/cm². A typical 12 mW/cm², filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the SMJ27C128, the window should be covered with an opaque label.



62E D ■ 8961725 0081277 366 ■ TII5 SMJ27C128 131 072-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

TEXAS INSTR (ASIC/MEMORY)

SGMS006C-AUGUST 1986-REVISED FEBRUARY 1993

SNAP! Pulse programming

The 128K EPROM can be programmed using the TI SNAP! Pulse programming algorithm illustrated by the flowchart in Figure 1, which can reduce programming time to a nominal of two seconds. Actual programming time will vary as a function of the programmer used.

Data is presented in parallel (eight bits) on pins Q0 to Q7. Once addresses and data are stable, PGM is pulsed.

The SNAP! Pulse programming algorithm uses initial pulses of 100 µs followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to 10 (ten) 100-µs pulses per byte are provided before a failure is recognized.

The programming mode is achieved when V_{PP} = 13 V, V_{CC} = 6.5 V, \overline{G} = V_{IH} , and \overline{E} = V_{IL} . More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAP! Pulse programming routine is complete, all bits are verified with V_{CC} = V_{PP} = 5 V.

fast programming

The 128K EPROM can be programmed using the Fast programming algorithm illustrated by the flowchart in Figure 2. During Fast programming, data is presented in parallel (eight bits) on pins Q0 through Q7. Data is presented in parallel (eight bits) on pins Q0 to Q7. Once addresses and data are stable, \overline{PGM} is pulsed. The programming mode is achieved when $V_{PP}=12.5$ V, $V_{CC}=6$ V, $\overline{G}=V_{IH}$, $\overline{PGM}=V_{IL}$, and $\overline{E}=V_{IL}$. More than one SMJ27C128 can be programmed when the devices are connected in parallel. Locations can be programmed in any order.

Programming uses two types of programming pulses: Prime and Final. The length of the Prime pulse is 1 millisecond; this pulse is applied X times. After each Prime pulse, the byte being programmed is verified. If the correct data is read, the Final programming pulse is applied; if correct data is not read, an additional 1 millisecond pulse is applied up to a maximum X of 25. The Final programming pulse is 3X long. This sequence of programming and verification is performed at $V_{CC} = 6 \text{ V}$ and $V_{PP} = 12.5 \text{ V}$. When the full Fast programming routine is complete, all bits are verified with $V_{CC} = V_{PP} = 5 \text{ V}$ (see Figure 2).

program inhibit

Programming may be inhibited by maintaining a high level input on the \overline{E} or \overline{PGM} pin.

program verify

Programmed bits may be verified with $V_{PP} = 12.5 \text{ V}$ when $\overline{G} = V_{IL}$. $\overline{E} = V_{IL}$ and $\overline{PGM} = V_{IH}$.

signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 24) is forced to 12 V \pm 0.5 V. Two identifier bytes are accessed by A0 (pin 10); i.e., A0 = V_{IL} accesses the manufacturer code, which is output on Q0–Q7; A0 = V_{IH} accesses the device code, which is output on Q0–Q7. All other addresses must be held at V_{IL} . Each byte possesses odd parity on bit Q7. The manufacturer code for these devices is 97, and the device code is 83.






Figure 1. SNAP! Pulse Programming Flowchart



SGMS006C-AUGUST 1986-REVISED FEBRUARY 1993

TEXAS INSTR (ASIC/MEMORY)




Figure 2. FAST Programming Flowchart




SMJ27C128 62E D ■ 8961725 0081280 950 ■ TII5 131 072-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SGMS006C-AUGUST 1986-REVISED FEBRUARY 1993

TEXAS INSTR (ASIC/MEMORY)

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

SUDDIV VOITAGE TANGE Voc (see Note 1)	
Supply voltage range, V _{CC} (see Note 1)	0.6 V to 7 V
Supply voltage range, Vpp (see Note 1)	
The standard and a standard st	0.6 V to 14 V
Input voltage range (see Note 1) All inputs except Ag	
Input voltage range (see Note 1), All inputs except A9	0.6 V to 6.5 V
ΔΟ	
A9	-0.6 V to 13.5 V
Output voltage range (see Note 1)	
A A Control of the Co	$-0.6 \text{ V to V}_{CC} + 1 \text{ V}$
Minimum operating free-air temperature	00,5
the state of the s	55° C
Maximum operating case temperature	40=0.0
Ohanna ta	125° C
Storage temperature range	0500 4 4500
	65°C to 150°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

■ 8961725 0081281 897 **■**TII5 PSE D SMJ27C128 131 072-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

recommended operating conditions.

				'27C128-120			'2 '2 '2 · '2 '2	UNIT		
				MiN	NOM	MAX	MIN	NOM	MAX	
		Read mode (see	Note 2)	4.75	5	5.25	4.5	5	5.5	٧
Vcc	Supply voltage	Fast programmin	g algorithm	5.75	6	6.25	5.75	6	6.25	٧
		SNAP! Pulse programming algorithm		6.25	6.50	6.75	6.25	6.5	6.75	>
	Supply voltage	Read mode (see	Note 3)	V _{CC} -0.6		V _{CC} +0.6	V _C C-0.6		V _{CC} +0.6	٧
Vpp		Fast programmin	g algorithm	12	12.5	13	12	12.5	13	>
		SNAP! Pulse pro	gramming algorithm	12.75	13	13.25	12.75	13	13.25	٧
			TTL	2		Vcc + 1	2		V _{CC} +1	>
VIΗ	High-level input	roltage	смоѕ	V _{CC} -0.2		Vcc + 1	V _{CC} -0.2		V _{CC} +1	>
			TTL	-0.5		0.8	-0.5		0.8	٧
۷ _{IL}	Low-level input voltage CN		CMOS	-0.5		0.2	-0.5		0.2	٧
TA	Operating free-a	r temperature	•	-55			-55			°C
TC	Operating case t	Operating case temperature				125			125	°C

NOTES: 2. VCC must be applied before or at the same time as Vpp and removed after or at the same time as Vpp. The device must not be inserted into or removed from the board when Vpp or VCC is applied.

electrical characteristics over full ranges of operating conditions

	PARAMETER	· · · · · · · · · · · · · · · · · · ·	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vон	High-level output voltage		IOH = ~400 mA	2.4			٧
VOL	Low-level output voltage		I _{OL} = 2.1 mA			0.4	>
11	Input current (leakage)		V _I = 0 to 5.5 V	1		±1	μΑ
lo	Output current (leakage)		Vo = 0 to Vcc			±1	μΑ
IPP1	Vpp supply current		Vpp = V _{CC} = 5.5 V			100	μΑ
IPP2	Vpp supply current [‡] (during progra	m pulse)	Vpp = 13 V		35	50	mA
		TTL-input level	V _{CC} = 5.5 V, E = V _{IH}	1		500	μA
ICC1	VCC supply current (standby)	CMOS-input level	V _{CC} = 5.5 V, E = V _{CC}	T		300	μΑ
lCC2	VCC supply current (active)		V _{CC} = 5.5 V, E = V _{IL} , t _{cycle} = minimum cycle time, outputs open		10	25	mA

[†] Typical values are at TA = 25°C and nominal voltages.

capacitance§

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Ci	Input capacitance	V _I = 0, f = 1 MHz		6	10	pF
СО	Output capacitance	V _O = 0, f = 1 MHz		8	14	рF



^{3.} Vpp can be connected to VCC directly (except in the program mode). VCC supply current in this case would be ICC + Ipp.

[‡] This parameter has been characterized at 25°C and is not tested.

[†] Typical values are at T_A = 25°C and nominal voltages. § Capacitance measurements are made on sample basis only.

SMJ27C128 62E D ■ 8961725 0081282 723 ■ TII5 131 072-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SGMS006C-AUGUST 1986-REVISED FEBRUARY 1993

TEXAS INSTR (ASIC/MEMORY) __

switching characteristics over full ranges of recommended operating conditions (see Notes 4 and 5)

PARAMETER		TEST CONDITIONS	'27C128-120		'27C128-15		'27C128-17		T	
		(SEE NOTES 4 AND 5)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
ta(A)	Access time from address		120			150		170	ns	
ta(E)	Access time from chip enable			120		150		170	ns	
ten(G)	Output enable time from G			50		70		70	ns	
^t dis	Output disable time from \overline{G} or \overline{E} , whichever occurs first †	See Figure 3	0	50	0	50	0	50	ns	
t _V (A)	Output data valid time after change of address, \overline{E} , or \overline{G} , whichever occurs first \dagger		0		0		0		ns	

	PARAMETER	TEST CONDITIONS	'27C128-20		'27C128-25		'27C128-30		41515	
		(SEE NOTES 4 AND 5)	MIN	MIN MAX		MAX	MIN MAX		UNIT	
^t a(A)	Access time from address		200		250		300		ns	
^t a(E)	Access time from chip enable			200		250		300	ns	
^t en(G)	Output enable time from G			75		100		120	ns	
^t dis	Output disable time from \overline{G} or \overline{E} , whichever occurs first †	See Figure 3	0	60	0	60	0	105	ns	
t _V (A)	Output data valid time after change of address, E, or G, whichever occurs first		0		0	-	0		ns	

T Value calculated from 0.5 V delta to measured level. This parameter is only sampled and not production tested.

recommended timing requirements for programming: V_{CC} = 6 V and V_{PP} = 12.5 V (Fast) or V_{CC} = 6.5 and V_{PP} =13 V (SNAP! Pulse), T_A = 25°C (see Note 4)

		MIN	NOM	MAX	UNIT
Initial program pulse duration	Fast programming algorithm	0.95	1	1.05	ms
milat program pulse defailer	SNAP! Pulse programming algorithm	95	100	105	μS
Final pulse duration	Fast programming only	2.85		78.75	ms
Address setup time		2			μS
G setup time		2			μS
Output disable time from G		0		130	ns
Output enable time from G				150	ns
Data setup time		2			μS
Vpp setup time		2			μs
V _{CC} setup time		2			μS
Address hold time		0			us
Data hold time		2			μS
E setup time		2			us
	Address setup time G setup time Output disable time from G Output enable time from G Data setup time Vpp setup time VCC setup time Address hold time Data hold time	SNAP! Pulse programming algorithm Final pulse duration Address setup time G setup time Output disable time from G Output enable time from G Data setup time Vpp setup time VCC setup time Address hold time Data hold time	Initial program pulse duration Fast programming algorithm 0.95 Final pulse duration Fast programming algorithm 95 Address setup time 2 G setup time 2 Output disable time from G 0 Output enable time from G 2 Data setup time 2 Vpp setup time 2 VCC setup time 2 Address hold time 0 Data hold time 2	Initial program pulse duration Fast programming algorithm 0.95 1 Final pulse duration Fast programming algorithm 95 100 Final pulse duration Fast programming only 2.85 Address setup time 2 2 Output disable time from G 0 0 Output enable time from G 0 0 Data setup time 2 2 Vpp setup time 2 2 VCC setup time 2 0 Data hold time 0 0	Initial program pulse duration Fast programming algorithm 0.95 1 1.05 Final pulse duration Fast programming algorithm 95 100 105 Final pulse duration Fast programming only 2.85 78.75 Address setup time 2 2 Output disable time from G 0 130 Output enable time from G 150 150 Data setup time 2 2 Vpp setup time 2 2 VCC setup time 2 2 Address hold time 0 0 Data hold time 2 2

NOTES: 4. For all switching characteristics and timing measurements input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2.0 V for logic high and 0.8 V for logic low for both inputs and outputs.

5. Common test conditions apply for t_{dis} except during programming.



131 072-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

TEXAS INSTR (ASIC/MEMORY) -

SGMS006C-AUGUST 1986-REVISED FEBRUARY 1993

PARAMETER MEASUREMENT INFORMATION





Figure 3. Output Load Circuit

AC testing input/output wave forms



A.C. testing inputs are driven at 2.4 V for logic high and 0.4 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low for both inputs and outputs.




Figure 4. Read Cycle Timing

SGMS006C-AUGUST 1986-REVISED FEBRUARY 1993

TEXAS INSTR (ASIC/MEMORY)

PARAMETER MEASUREMENT INFORMATION




Figure 5. Program Cycle Timing