

FEATURES




- Max. propagation delay of 1200ps
- IEE min. of -92mA
- ESD protection of 2000V
- Industry standard 100K ECL levels
- Extended supply voltage option:
VEE = -4.2V to -5.5V
- Voltage and temperature compensation for improved noise immunity
- Internal 75KΩ input pull-down resistors
- 60% faster than National or Signetics
- Approximately 40% lower power than National or Signetics
- Function and pinout compatible with National and Signetics F100K
- Available in CERPDP, CERPAC and PLCC

DESCRIPTION

The SY100S370 is a universal demultiplexer/decoder that can be used as either a dual 1-of-4 decoder or as a single 1-of-8 decoder and is designed for use in high-performance ECL systems. The Mode control (M) input determines the function. In the dual 1-of-4 mode, each 4-input group has a pair of active-LOW Enable ($\bar{E}$) inputs. The Enable pins are assigned such that in the single 1-of-8 mode they can be tied together in pairs to result in two active-LOW Enable inputs. $\bar{E}1a$ will be tied to $\bar{E}1b$ and $\bar{E}2a$ to $\bar{E}2b$.

The auxiliary inputs (H_n) are used to determine whether the outputs are active-HIGH or active-LOW. The address inputs for the dual 1-of-4 mode are $A0a$, $A1a$, $A0b$. $A2a$ is unused. In the 1-of-8 mode, the address inputs are $A0a$, $A1a$, $A2a$. The inputs on the device have 75KΩ pull-down resistors.


PIN CONFIGURATIONS



PIN NAMES

Label	Function
A_{na} , A_{nb}	Address Inputs ($n = 0, 1, 2$)
$\bar{E}_{na}$, $\bar{E}_{nb}$	Enable Inputs ($n = 1, 2$)
M	Mode Control Input
H_a	Z0 - Z3 (Z0a - Z3a) Polarity Select Input
H_b	Z4 - Z7 (Z0b - Z3b) Polarity Select Input
H_c	Common Polarity Select Input
Z0 - Z7	Single 1-of-8 Data Outputs
Zna, Znb	Dual 1-of-4 Data Outputs ($n = 1...4$)
VEES	VEE Substrate
VCCA	Vcco for ECL Outputs

BLOCK DIAGRAM



TRUTH TABLES⁽¹⁾

Dual 1-of-4 Mode (M = A _{2a} = H _c = LOW)											
Inputs				Active HIGH Outputs (H _a and H _b Inputs HIGH)				Active LOW Outputs (H _a and H _b Inputs LOW)			
$\bar{E}_{1a}, E_{1b}$	$\bar{E}_{2a}, \bar{E}_{2b}$	A _{1a} , A _{1b}	A _{0a} , A _{0b}	Z _{0a} , Z _{0b}	Z _{1a} , Z _{1b}	Z _{2a} , Z _{2b}	Z _{3a} , Z _{3b}	Z _{0a} , Z _{0b}	Z _{1a} , Z _{1b}	Z _{2a} , Z _{2b}	Z _{3a} , Z _{3b}
H	X	X	X	L	L	L	L	H	H	H	H
X	H	X	X	L	L	L	L	H	H	H	H
L	L	L	L	H	L	L	L	L	H	H	H
L	L	L	H	L	H	L	L	H	L	H	H
L	L	H	L	L	L	H	L	H	H	L	H
L	L	H	H	L	L	L	H	H	H	L	L

Single 1-of-8 Mode (M = HIGH; A _{0b} = A _{1b} = H _a = H _b = LOW)												
Inputs					Active HIGH Outputs* (H _c Input HIGH)							
$\bar{E}_1$	$\bar{E}_2$	A _{2a}	A _{1a}	A _{0a}	Z ₀	Z ₁	Z ₂	Z ₃	Z ₄	Z ₅	Z ₆	Z ₇
H	X	X	X	X	L	L	L	L	L	L	L	L
X	H	X	X	X	L	L	L	L	L	L	L	L
L	L	L	L	L	H	L	L	L	L	L	L	L
L	L	L	L	H	L	H	L	L	L	L	L	L
L	L	L	H	L	L	L	H	L	L	L	L	L
L	L	L	H	H	L	L	L	H	L	L	L	L
L	L	H	L	L	L	L	L	L	H	L	L	L
L	L	H	L	H	L	L	L	L	L	H	L	L
L	L	H	H	L	L	L	L	L	L	L	H	L
L	L	H	H	H	L	L	L	L	L	L	L	H

NOTE:

1. H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

* for H_c = LOW, output states are complemented

$\bar{E}_1$ = E_{1a} and E_{1b} wired; $\bar{E}_2$ = E_{2a} and E_{2b} wired

DC ELECTRICAL CHARACTERISTICS

V_{EE} = -4.2V to -5.5V unless otherwise specified; V_{CC} = V_{CCA} = GND, T_A = 0°C to +85°C

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
I _{IH}	Input HIGH Current H _c , A _{0a} , A _{1a} , A _{2a} All Others	—	—	310 250	μA	V _{IN} = V _{IH} (Max.)
I _{EE}	Power Supply Current	-92	-73	-46	mA	Inputs Open

AC ELECTRICAL CHARACTERISTICS

CERDIP

$V_{EE} = -4.2V$ to $-5.5V$ unless otherwise specified; $V_{CC} = V_{CCA} = GND$, $T_A = 0^{\circ}C$ to $+85^{\circ}C$

Symbol	Parameter	$T_A = 0^{\circ}C$		$T_A = +25^{\circ}C$		$T_A = +85^{\circ}C$		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tPLH tPHL	Propagation Delay $\bar{E}_a, \bar{E}_b$ to Output	300	1400	300	1400	300	1400	ps
tPLH tPHL	Propagation Delay A_a, A_b to Output	500	1700	500	1700	500	1700	ps
tPLH tPHL	Propagation Delay H_a, H_b, H_c to Output	500	1700	500	1700	500	1700	ps
tPLH tPHL	Propagation Delay M to Output	600	2200	600	2200	600	2200	ps
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	300	900	300	900	300	900	ps

CERPACK

$V_{EE} = -4.2V$ to $-5.5V$ unless otherwise specified; $V_{CC} = V_{CCA} = GND$, $T_A = 0^{\circ}C$ to $+85^{\circ}C$


Symbol	Parameter	$T_A = 0^{\circ}C$		$T_A = +25^{\circ}C$		$T_A = +85^{\circ}C$		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tPLH tPHL	Propagation Delay $\bar{E}_a, \bar{E}_b$ to Output	300	1300	300	1300	300	1300	ps
tPLH tPHL	Propagation Delay A_a, A_b to Output	500	1600	500	1600	500	1600	ps
tPLH tPHL	Propagation Delay H_a, H_b, H_c to Output	500	1600	500	1600	500	1600	ps
tPLH tPHL	Propagation Delay M to Output	600	2100	600	2100	600	2100	ps
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	300	900	300	900	300	900	ps

PLCC

$V_{EE} = -4.2V$ to $-5.5V$ unless otherwise specified; $V_{CC} = V_{CCA} = GND$, $T_A = 0^{\circ}C$ to $+85^{\circ}C$

Symbol	Parameter	$T_A = 0^{\circ}C$		$T_A = +25^{\circ}C$		$T_A = +85^{\circ}C$		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tPLH tPHL	Propagation Delay $\bar{E}_a, \bar{E}_b$ to Output	300	1200	300	1200	300	1200	ps
tPLH tPHL	Propagation Delay A_a, A_b to Output	500	1500	500	1500	500	1500	ps
tPLH tPHL	Propagation Delay H_a, H_b, H_c to Output	500	1500	500	1500	500	1500	ps
tPLH tPHL	Propagation Delay M to Output	600	2100	600	2100	600	2100	ps
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	300	900	300	900	300	900	ps

TIMING DIAGRAM



Propagation Delay and Transition Times

PRODUCT ORDERING CODE

Ordering Code	Package Type	Operating Range
SY100S370DC	D24-1	Commercial
SY100S370FC	F24-1	Commercial
SY100S370JC	J28-1	Commercial
SY100S370JCTR	J28-1	Commercial