# √54LS/74LS181 6/05/4

# 4-BIT ARITHMETIC LOGIC UNIT

**DESCRIPTION** — The '181 is a 4-bit Arithmetic Logic Unit (ALU) which can perform all the possible 16 logic operations on two variables and a variety of arithmetic operations. For improved TTL, S-TTL and LP-TTL versions, please see the 9341 data sheet.


- PROVIDES 16 ARITHMETIC OPERATIONS ADD, SUBTRACT, COMPARE, DOUBLE, PLUS TWELVE OTHER ARITHMETIC OPERATIONS
- PROVIDES ALL 16 LOGIC OPERATIONS OF TWO VARIABLES EXCLUSIVE - OR, COMPARE, AND, NAND, OR, NOR, PLUS TEN OTHER LOGIC OPERATIONS
- FULL LOOKAHEAD FOR HIGH SPEED ARITHMETIC OPERATION ON LONG WORDS

## **ORDERING CODE:** See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG	
PKGS	OUT	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ} \text{ C to } +70^{\circ} \text{ C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{ C} \text{ to } +125^{\circ}\text{ C}$	TYPE	
Plastic DIP (P)	Α	74LS181PC		9N	
Ceramic DIP (D)	Α	74LS181DC	54LS181DM	6N	
Flatpak (F)	Α	74LS181FC	54LS181FM	4M	

# | CONNECTION DIAGRAM PINOUT A | 24 Vcc | 23 Ā1 | 22 B1 | 22 B1 | 32 B2 | 33 B2 | 34 B2 | 34 B2 | 35 B2 | 36 B2

LOGIC SYMBOL



## INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74L\$ (U.L.) HIGH/LOW	
<b>Ā</b> 0 — <b>Ā</b> 3	Operand Inputs (Active LOW)	1.5/0.75	
$\overline{B}_0 - \overline{B}_3$	Operand Inputs (Active LOW)	1.5/0.75	
$S_0 - S_3$	Function Select Inputs	2.0/1.0	
М	Mode Control Input	0.5/0.25	
C <sub>n</sub> F <sub>0</sub> — F <sub>3</sub>	Carry Input	2.5/1.25	
$\overline{F}_0 - \overline{F}_3$	Function Outputs (Active LOW)	10/5.0	
		(2.5)	
A = B	Comparator Output	OC*/5.0	
		(2.5)	
G P	Carry Generate Output (Active LOW)	10/10	
₽	Carry Propagate Output (Active LOW)	10/5.0	
Cn + 4	Carry Output	10/5.0	
		(2.5)	

\*OC - Open Collector

**FUNCTIONAL DESCRIPTION** — The 'LS181 is a 4-bit high speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select inputs ( $S_0 - S_3$ ) and the Mode Control input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on active HIGH or active LOW operands. The Function Table lists these operations.

When the Mode Control input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4-bit words. The device incorporates full internal carry lookahead and provides for either ripple carry between devices using the  $C_{n+4}$  output, or for carry lookahead between packages using the signals  $\overline{P}$  (Carry Propagate) and  $\overline{G}$  (Carry Generate). In the ADD mode,  $\overline{P}$  indicates that  $\overline{F}$  is 15 or more, while  $\overline{G}$  indicates that  $\overline{F}$  is 16 or more. In the SUBTRACT mode,  $\overline{P}$  indicates that  $\overline{F}$  is zero or less, while  $\overline{G}$  indicates that  $\overline{F}$  is less than zero.  $\overline{P}$  and  $\overline{G}$  are not affected by carry in. When speed requirements are not stringent, it can be used in a simple ripple carry mode by connecting the Carry output ( $C_{n+4}$ ) signal to the Carry input ( $C_{n}$ ) of the next unit. For high speed operation the device is used in conjunction with the 9342 or 93S42 carry lookahead circuit. One carry lookahead package is required for each group of four 'LS181 devices. Carry lookahead can be provided at various levels and offers high speed capability over extremely long word lengths.

The A=B output from the device goes HIGH when all four  $\overline{F}$  outputs are HIGH and can be used to indicate logic equivalence over four bits when the unit is in the subtract mode. The A=B output is open-collector and can be wired-AND with other A=B outputs to give a comparison for more than four bits. The A=B signal can also be used with the  $C_{n+4}$  signal to indicate A>B and A<B.


The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus, select code LHHL generates A minus B minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied. Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus a carry is generated when there is no underflow and no carry is generated when there is underflow. As indicated, this device can be used with either active LOW inputs producing active LOW outputs or with active HIGH inputs producing active HIGH outputs. For either case the table lists the operations that are performed to the operands labeled inside the logic symbol.

## **FUNCTION TABLE**

M	MODE SELECT INPUTS		ACTIVE LOW OPERANDS & Fn OUTPUTS		ACTIVE HIGH OPERANDS & Fn OUTPUTS				
S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>	So		ARITHMETIC** $(M = L) (C_n = L)$	LOGIC (M = H)	ARITHMETIC** $(M = L) (C_n = H)$		
L L L L	L L L	L H H	L L H	A AB A + B Logic 1	A minus 1 AB minus 1 AB minus 1 minus 1	Ā A + B ĀB Logic 0	A A + B A + B minus 1		
	HHH	L H H	L H L	A + B B A + B A + B	A plus $(A + \overline{B})$ AB plus $(A + \overline{B})$ A minus B minus 1 $A + \overline{B}$	ĀB B A (+) B AB	A plus AB  (A + B) plus AB  A minus B minus 1  AB minus 1		
HHH	L L L	L H H	LLL	ĀB A (+) B B A + B	A plus (A + B) A plus B AB plus (A + B) A + B	Ā + B A + B B AB	A plus AB A plus B (A + B) plus AB AB minus 1		
TTT	HHHH	L H H	L H L	Logic 0 AB AB A	A plus A* AB plus A AB minus A A	Logic 1 A + B A + B A	A plus A* (A + B) plus A (A + B) plus A A minus 1		

<sup>\*</sup>each bit is shifted to the next more significant position

<sup>&</sup>quot;arithmetic operations expressed in 2s complement notation



SYMBOL	PARAMETER		54/74LS		UNITS	CONDITIONS	
		Min	Max		CONDITIONS		
Іон	Output HIGH Current, A = B		100	100	μΑ	V <sub>CC</sub> = Min, V <sub>OH</sub> = 5.5	
lcc	Power Supply Current	XM		32 34	mA	$V_{CC} = Max$ $\overline{B}_n$ , $C_n = Gnd$ $S_n$ , $M$ , $\overline{A}_n = 4.5 V$	
Power Supply Curre	Tower Supply Current	XM		35 37	mA	V <sub>CC</sub> = Max Ā <sub>n</sub> , Ē <sub>n</sub> , C <sub>n</sub> = Gnd M <sub>s</sub> S <sub>n</sub> = 4.5 V	

AC CHARACTERISTICS: V<sub>CC</sub> = +5.0 V, T<sub>A</sub> = +25°C (See Section 3 for waveforms and load configurations)

		54/	74LS		CONDITIONS	
SYMBOL	PARAMETER	C <sub>L</sub> =	15 pF	UNITS		
		Min	Max			
tPLH tPHL	Propagation Delay C <sub>n</sub> to C <sub>n</sub> + 4		27 20	ns	M = Gnd, Figs. 3-1, 3-5 Tables I & II	
tPLH tPHL	Propagation Delay C <sub>n</sub> to F		26 20	ns	M = Gnd, Figs. 3-1, 3-5 Table I	
tPLH tPHL	Propagation Delay Ā or B̄ to Ḡ		29 23	ns	M, S <sub>1</sub> , S <sub>2</sub> = Gnd; S <sub>1</sub> , S <sub>3</sub> = 4.5 V; Figs. 3-1, 3-5 Table I	
tpLH tpHL	Propagation Delay Ā or B̄ to Ḡ		32 26	ns	M, S <sub>0</sub> , S <sub>3</sub> = Gnd; S <sub>1</sub> , S <sub>2</sub> = 4.5 V; Figs. 3-1, 3-4, 3-5; Table II	
tpLH tpHL	Propagation Delay Ā or B to P		30 30	ns	M, S <sub>1</sub> , S <sub>2</sub> = Gnd; S <sub>0</sub> , S <sub>3</sub> = 4.5 V; Figs. 3-1, 3-4; Table I	
tplH tpHL	Propagation Delay Ā or B̄ to P̄		30 33	ns	M, S <sub>0</sub> , S <sub>3</sub> = Gnd; S <sub>1</sub> , S <sub>2</sub> = 4.5 V; Figs. 3-1, 3-4, 3-5; Table II	
tpLH tpHL	Propagation Delay A; or B; to F;		32 25	ns	M, S <sub>1</sub> , S <sub>2</sub> = Gnd; S <sub>0</sub> , S <sub>3</sub> = 4.5 V; Figs. 3-1, 3-5: Table I	
tpLH tpHL	Propagation Delay Ā; or B; to F;		32 32	ns	M, S <sub>0</sub> , S <sub>3</sub> = Gnd; S <sub>1</sub> , S <sub>2</sub> = 4.5 V; Figs. 3-1, 3-4, 3-5; Table II	
telh tehl	Propagation Delay A or B to F		33 29	ns	M = 4.5 V; Figs. 3-1, 3-5; Table III	
tргн tрнг	Propagation Delay Ā or B̄ to C <sub>n</sub> + 4		38 38	ns	M, S <sub>1</sub> , S <sub>2</sub> = Gnd; S <sub>0</sub> , S <sub>3</sub> = 4.5 V; Figs. 3-1, 3-4; Table I	

		54/74LS CL = 15 pF			
SYMBOL	PARAMETER			UNITS	CONDITIONS
		Min	Max	1	
tPLH tPHL	Propagation Delay A or B to Cn + 4		41 41	ns	M, S <sub>0</sub> , S <sub>3</sub> = Gnd; S <sub>1</sub> , S <sub>2</sub> = 4.5 V; Figs. 3-1, 3-4 3-5; Table II
teнL	Propagation Delay A or B to A = B		50 62	ns	M, S <sub>0</sub> , S <sub>3</sub> = Gnd; S <sub>1</sub> , S <sub>2</sub> = 4.5 V; R <sub>L</sub> = 2 kΩ to 5.0 V; Figs. 3-2, 3-4, 3-5, Table II

### SUM MODE TEST TABLE I FUNCTION INPUTS: $S_0 = S_3 = 4.5 \text{ V}$ , $S_1 = S_2 = M = 0 \text{ V}$ OTHER INPUT INPUT OTHER DATA INPUTS OUTPUT SAME BIT SYMBOL UNDER UNDER TEST APPLY APPLY APPLY APPLY **TEST** 4.5 V GND 4.5 V. GND **t**PLH Remaining Ā B None Fi $C_n$ **tPHL** A and B **t**PLH Remaining Бi Αį None $C_n$ Fi **tPHL** A and B **t**PLH Ā Remaining B None None ē **t**PHL A and B, Cn telh Remaining Ē Ā None None Ē **tPHL** A and B, Cn **tPLH** Ã Remaining Remaining В None G **t**PHL Ē Ā, Cn **t**PLH Remaining Remaining B None Ā Ğ **tPHL** B A, Cn **tPLH** Remaining Remaining Ā B None **t**PHL Cn + 4 B Ā, Cn **tPLH** Remaining B Remaining $\overline{\mathsf{A}}$ None **t**PHL Cn + 4 B Ā, Cn **t**PLH Ali All B Cn Any F None None **tPHL** Ā or Cn + 4

4-273

IFF MODE TEST TABLE II FUI				TION INPUTS: $S_1 = S_2 = 4.5 \text{ V}, S_0 = S_3 = M = 0 \text{ V}$			
SYMBOL	INPUT UNDER		OTHER INPUT SAME BIT		OTHER DATA INPUTS		
	TEST	APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	UNDER TEST	
tpLH tpHL	Ā	None	B	Remaining Ā	Remaining B, C <sub>n</sub>	Fi	
tpLH tpHL	B	Ā	None	Remaining Ā	Remaining B, C <sub>n</sub>	F <sub>i</sub>	
tpi.H tpHL	Ā	None	B	None	Remaining Ā and B, C <sub>n</sub>	P	
tpLH tpHL	B	Ā	None	None	Remaining Ā and B, C <sub>n</sub>	P	
tpLH tpHL	Ā	B	None	None	Remaining Ā and B, Cn	G	
tpLH tpHL	В	None	Ā	None	Remaining Ā and B, C <sub>n</sub>	G	
tpLH tpHL	Ā	None	В	Remaining A	Remaining B, C <sub>n</sub>	A = B	
tpLH tpHL	B	Ā	None	Remaining Ā	Remaining B, C <sub>n</sub>	A = B	
tpLH tpHL	Ā	B	None	None	Remaining Ā and B, C <sub>n</sub>	Cn + 4	
tplH tpHL	B	None	Ā	None	Remaining Ā and B, C <sub>n</sub>	Cn + 4	
tpLH tpHL	Cn	None	None	All Ā and B	None	C <sub>n</sub> + 4	

LOGIC MODE TEST TABLE III FUNCTION INPUTS:  $S_1 = S_2 = M = 4.5 \text{ V}, S_0 = S_3 = 0 \text{ V}$ 

SYMBOL	INPUT UNDER	OTHER INPUT SAME BIT		OTHER D	OUTPUT UNDER	
	TEST	APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	TEST
tpLH tpHL	Ā	B	None	None	Remaining Ā and B, Cn	Any F
tpLH tpHL	B	Ā	None	None	Remaining Ā and B, C <sub>n</sub>	Any F