- Function, Pinout, and Drive Compatible With FCT and F Logic
- Reduced V<sub>OH</sub> (Typically = 3.3 V) Versions of Equivalent FCT Functions
- Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Matched Rise and Fall Times
- Fully Compatible With TTL Input and Output Logic Levels
- Two 8-Bit Parity Generators/Checkers
- Open-Drain Active-Low Parity-Error Output
- Expandable for Larger Word Widths
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)
- CY54FCT480T
  - 32-mA Output Sink Current
  - 12-mA Output Source Current
- CY74FCT480T
  - 64-mA Output Sink Current
  - 32-mA Output Source Current


### description

The 'FCT480T devices are high-speed, dual, 8-bit parity generators/checkers. Each parity generator/checker accepts eight data bits and one parity bit as inputs, and generates a sum and parity-error (ERROR) output. These devices can be used in odd-parity systems. ERROR is an open-drain output designed for easy expansion of

(TOP VIEW) 24 🛮 V<sub>CC</sub> B<sub>1</sub> [ 23 🛮 A<sub>2</sub> 2 C₁ 🛮 3 [] B<sub>2</sub> 22  $D_1$ 21 E<sub>1</sub> [ 20 | D<sub>2</sub>  $F_1$  $\begin{bmatrix} E_2 \end{bmatrix}$ 19

CY74FCT480T . . . P, Q, OR SO PACKAGE

# CY54FCT480T...L PACKAGE (TOP VIEW)



NC - No internal connection

the word width by a wired-OR connection of several 'FCT480T devices. Because no additional logic is needed, the parity-generation or parity-checking times remain the same as for an individual 'FCT480T device.

These devices are fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



### **ORDERING INFORMATION**

TA	PAC	KAGE†	SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	DIP – P	Tube	6.1	CY74FCT480BTPC	CY74FCT480BTPC
	QSOP - Q	Tape and reel	6.1	CY74FCT480BTQCT	FCT480B
-40°C to 85°C	SOIC - SO	Tube	6.1	CY74FCT480BTSOC	FCT480B
-40 C to 65 C	3010 - 30	Tape and reel	6.1	CY74FCT480BTSOCT	FC1400B
	DIP – P	Tube	7.5	CY74FCT480ATPC	CY74FCT480ATPC
	QSOP - Q	Tape and reel	7.5	CY74FCT480ATQCT	FCT480A
–55°C to 125°C	LCC – L	Tube	7	CY54FCT480BTLMB	


<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

### **FUNCTION TABLE**

	INPUT	'S				OUTPUTS			
A <sub>1</sub> -H <sub>1</sub>	A <sub>2</sub> -H <sub>2</sub>	CHK/GEN	PAR <sub>1</sub>	PAR <sub>2</sub>	ODD <sub>1</sub>	ODD <sub>2</sub>	ERROR		
		Н	Н	Н	L	L	Н		
	Number of	Н	L	Н	Н	L	L		
	A <sub>2</sub> -H <sub>2</sub> inputs,	Н	Н	L	L	Н	L		
	high is even	Н	L	L	Н	Н	L		
Number of		L	X	X	Н	Н	L		
A <sub>1</sub> -H <sub>1</sub> inputs, high is even	Number of inputs A <sub>2</sub> –H <sub>2</sub> , high is odd	Н	Н	Н	L	Н	L		
		Н	L	Н	Н	Н	L		
		Н	Н	L	L	L	Н		
		Н	L	L	Н	L	L		
		L	X	X	Н	L	L		
		Н	Н	Н	Н	L	L		
	Number of	Н	L	Н	L	L	Н		
	A <sub>2</sub> –H <sub>2</sub> inputs,	Н	Н	L	Н	Н	L		
	high is even	Н	L	L	L	Н	L		
Number of		L	X	X	L	Н	L		
A <sub>1</sub> -H <sub>1</sub> inputs, high is odd		Н	Н	Н	Н	Н	L		
	Number of	Н	L	Н	L	Н	L		
	A <sub>2</sub> -H <sub>2</sub> inputs,	Н	Н	L	Н	L	L		
	high is odd	Н	L	L	L	L	Н		
		L	Χ	Χ	L	L	Н		

H = High logic level, L = Low logic level, X = Don't care

## logic diagram



Pin numbers shown are for the P, Q, and SO packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range to ground potential	
DC output voltage range	
DC output current (maximum sink current/pin)	120 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 1): P package	67°C/W
(see Note 2): Q package	61°C/W
(see Note 2): SO package	46°C/W
Ambient temperature range with power applied, T <sub>A</sub>	–65°C to 135°C
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The package thermal impedance is calculated in accordance with JESD 51-3.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



## **CY54FCT480T, CY74FCT480T DUAL 8-BIT PÁRITY GENERATORS/CHECKERS**

SCCS025B - MAY 1993 - REVISED OCTOBER 2001

### recommended operating conditions (see Note 3)

		CY54FCT480T		0T	CY	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
loh	High-level output current			-12			-32	mA
l <sub>OL</sub>	Low-level output current			32			64	mA
T <sub>A</sub>	Operating free-air temperature	-55		125	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEGT COURTIONS	CY	54FCT48	0Т	CY	74FCT48	80T					
PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT				
	V <sub>CC</sub> = 4.5 V, I <sub>IN</sub> = -18 mA		-0.7	-1.2								
VIK	$V_{CC} = 4.75 \text{ V}, \qquad I_{IN} = -18 \text{ mA}$					-0.7	-1.2	V				
	$V_{CC} = 4.5 \text{ V}, \qquad I_{OH} = -12 \text{ mA}$	2.4	3.3									
VOH	V <sub>CC</sub> = 4.75 V				2.4	3.3		V				
	$I_{OH} = -32 \text{ mA}$				2							
V <sub>OL</sub>	$V_{CC} = 4.5 \text{ V}, \qquad I_{OL} = 32 \text{ mA}$	I <sub>OL</sub> = 32 mA 0.3 0.55						V				
	V <sub>CC</sub> = 4.75 V, I <sub>OL</sub> = 64 mA					0.3	0.55	V				
$V_{hys}$	All inputs		0.2			0.2		V				
1.	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} = V_{CC}$			5				μA				
łį	$V_{CC} = 5.25 \text{ V}, \qquad V_{IN} = V_{CC}$						5					
l	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} = 2.7 \text{ V}$			±1				μA				
lіН	$V_{CC} = 5.25 \text{ V}, \qquad V_{IN} = 2.7 \text{ V}$						±1					
lu.	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} = 0.5 \text{ V}$			±1				μΑ				
Iμ	$V_{CC} = 5.25 \text{ V}, \qquad V_{IN} = 0.5 \text{ V}$						±1	μΑ				
l <sub>off</sub>	$V_{CC} = 0 \text{ V}, \qquad V_{OUT} = 4.5 \text{ V}$			±1			±1	μΑ				
los‡	$V_{CC} = 5.5 \text{ V}, \qquad V_{OUT} = 0 \text{ V}$	-60	-120	-225				mA				
iost	$V_{CC} = 5.25 \text{ V}, \qquad V_{OUT} = 0 \text{ V}$				-60	-120	-225	ША				
lozu	$V_{CC} = 5.5 \text{ V}, \qquad V_{OUT} = 2.7 \text{ V}$			10				μA				
IOZH	$V_{CC} = 5.25 \text{ V}, \qquad V_{OUT} = 2.7 \text{ V}$						10	μΛ				
lozi	$V_{CC} = 5.5 \text{ V}, \qquad V_{OUT} = 0.5 \text{ V}$			-10				μА				
lozL	$V_{CC} = 5.25 \text{ V}, \qquad V_{OUT} = 0.5 \text{ V}$						-10	μΑ				
loo	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} \le 0.2 \text{ V}, \qquad V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.1	0.2				m ^				
Icc	$V_{CC} = 5.25 \text{ V}, \qquad V_{IN} \le 0.2 \text{ V}, \qquad V_{IN} \ge V_{CC} - 0.2 \text{ V}$					0.1	0.2	mA				
Aloo	$V_{CC} = 5.5 \text{ V}, V_{IN} = 3.4 \text{ V}$ , $f_1 = 0$ , Outputs open		0.5	2				mA				
∆ICC	V <sub>CC</sub> = 5.25 V, V <sub>IN</sub> = 3.4 V\$, f <sub>1</sub> = 0, Outputs open					0.5	2	IIIA				

<sup>&</sup>lt;sup>†</sup> Typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



<sup>‡</sup> Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, IOS tests should be performed last.

Per TTL-driven input (VIN = 3.4 V); all other inputs at VCC or GND

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

DADAMETED		TEST CONDITION	ue.	CY	54FCT48	0T	CY	74FCT48	0T	UNIT
PARAMETER		TEST CONDITION	<b>V</b> 5	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNII
ICCD¶	$V_{CC} = 5.5 \text{ V, Outp}$ One bit switching a $V_{IN} \le 0.2 \text{ V or } V_{IN}$	at 50% duty cycle,			0.06	0.12				mA/
ICCD.	$V_{CC} = 5.25 \text{ V}, \text{ Out}$ One bit switching a $V_{IN} \le 0.2 \text{ V}$ or $V_{IN}$					0.06	0.12	MHz		
		One bit switching at f <sub>1</sub> = 2.5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.7	1.4				
	V <sub>CC</sub> = 5.5 V, f <sub>0</sub> = 0 MHz, Outputs open	at 50% duty cycle	V <sub>IN</sub> = 3.4 V or GND	1 2.4						
		16 bits switching at f <sub>1</sub> = 2.5 MHz at 50% duty cycle	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		2.5	5				
IC#			V <sub>IN</sub> = 3.4 V or GND		6.5	21				mA
10"		One bit switching at f <sub>1</sub> = 2.5 MHz at 50% duty cycle	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$					0.7	1.4	IIIA
	V <sub>CC</sub> = 5.25 V,		V <sub>IN</sub> = 3.4 V or GND					1	2.4	
	Outputs open	f <sub>0</sub> = 0 MHz, Outputs open 16 bits switching at f <sub>1</sub> = 2.5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$					2.5	5	
		at 50% duty cycle	1 Visi = 2 4 V or CND					6.5	21	
Ci					5	10		5	10	pF
Co					9	12		9	12	pF

<sup>†</sup> Typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

Where:

I<sub>C</sub>= Total supply current

ICC= Power-supply current with CMOS input levels

 $\Delta I_{CC}$ = Power-supply current for a TTL high input ( $V_{IN} = 3.4 \text{ V}$ )

DH= Duty cycle for TTL inputs high

 $N_{T}$ = Number of TTL inputs at  $D_{H}$ 

I<sub>CCD</sub>= Dynamic current caused by an input transition pair (HLH or LHL)

 $f_0$ = Clock frequency for registered devices, otherwise zero

f<sub>1</sub>= Input signal frequency

 $N_1$ = Number of inputs changing at  $f_1$ 

All currents are in milliamperes and all frequencies are in megahertz.

|| Values for these conditions are examples of the I<sub>CC</sub> formula.



This parameter is derived for use in total power-supply calculations.

 $<sup>^{\#}</sup>$ IC=ICC +  $\triangle$ ICC  $\times$  DH  $\times$  NT + ICCD (f<sub>0</sub>/2 + f<sub>1</sub>  $\times$  N<sub>1</sub>)

# CY54FCT480T, CY74FCT480T DUAL 8-BIT PARITY GENERATORS/CHECKERS


SCCS025B - MAY 1993 - REVISED OCTOBER 2001

## switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	то	CY74FCT480AT	CY54FCT480BT	CY74FCT480BT	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	(OUTPUT) MIN MAX MIN		MIN MAX	UNIT	
t <sub>PLH</sub>	А	ODD	7.5	7	6.1	ns	
t <sub>PHL</sub>	A	(see Figure 1)	7	6.6	6.1	115	
<sup>t</sup> PLH	CHK/ <del>GEN</del>	ODD	6.5	6.3	5.9	no	
t <sub>PHL</sub>	CHR/GEN	(see Figure 1)	7.5	7.4	5.9	ns	
t <sub>PLH</sub> †	А	ERROR	7	7	6.1	ns	
t <sub>PHL</sub>	A	(see Figure 2)	8.5	8.1	6.5	115	
t <sub>PLH</sub>	CHK/ <del>GEN</del>	ERROR	7.5	7.1	5.7	ns	
<sup>t</sup> PHL	CHN/GEN	(see Figure 2)	7	6.9	5.5	115	

 $<sup>^{\</sup>dagger}$  tpLH is measured up to VoUT = VoL + 0.3 V.

### PARAMETER MEASUREMENT INFORMATION




NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

# PARAMETER MEASUREMENT INFORMATION FOR OPEN-DRAIN OUTPUTS



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 3$  ns.  $t_f \leq 3$  ns.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms

### PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2009

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	n MSL Peak Temp <sup>(3)</sup>
CY54FCT480BTLMB	ACTIVE	LCCC	FK	28	1	TBD	POST-PLATE	N / A for Pkg Type
CY74FCT480ATPC	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CY74FCT480ATPCE4	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CY74FCT480BTPC	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CY74FCT480BTPCE4	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CY74FCT480BTQCT	ACTIVE	SSOP/ QSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
CY74FCT480BTQCTE4	ACTIVE	SSOP/ QSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
CY74FCT480BTQCTG4	ACTIVE	SSOP/ QSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
CY74FCT480BTSOC	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CY74FCT480BTSOCE4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CY74FCT480BTSOCG4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

 $^{(1)}$  The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <a href="http://www.ti.com/productcontent">http://www.ti.com/productcontent</a> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




## **PACKAGE OPTION ADDENDUM**


www.ti.com 11-Nov-2009

## PACKAGE MATERIALS INFORMATION

www.ti.com 29-Jul-2009


## TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CY74FCT480BTQCT	SSOP/ QSOP	DBQ	24	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 29-Jul-2009



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CY74FCT480BTQCT	SSOP/QSOP	DBQ	24	2500	346.0	346.0	33.0

### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

**Applications Products Amplifiers** amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive www.ti.com/automotive dataconverter.ti.com DLP® Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated