

AM26LS31x Quadruple Differential Line Driver

Check for Samples: AM26LS31, AM26LS31C, AM26LS31M


FEATURES


- Meets or Exceeds the Requirements of ANSI TIA/EIA-422-B and ITU
- **Operates From a Single 5-V Supply**
- TTL Compatible
- **Complementary Outputs**
- **High Output Impedance in Power-Off Conditions**
- **Complementary Output-Enable Inputs**
- On Products Compliant to MIL-PRF-38535. All Parameters Are Tested Unless Otherwise Noted. On All Other Products, Production **Processing Does Not Necessarily Include** Testing of All Parameters.

DESCRIPTION

The AM26LS31 device is quadruple complementary-output line driver designed to meet the requirements of ANSI TIA/EIA-422-B and ITU (formerly CCITT) Recommendation V.11. The 3-state outputs have high-current capability for driving balanced lines such as twisted-pair or parallel-wire transmission lines, and they are in the highimpedance state in the power-off condition. The enable function is common to all four drivers and offers the choice of an active-high or active-low enable (G, \overline{G}) input. Low-power Schottky circuitry reduces power consumption without sacrificing speed.

D, DB, N, NS, J, OR W PACKAGE (TOP VIEW)







Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Function Table⁽¹⁾ (Each Driver)

INPUT	ENA	BLES	OUTPUTS			
Α	G	G	Υ	Z		
Н	Н	Χ	Н	L		
L	Н	Χ	L	Н		
Н	Χ	L	Н	L		
L	Χ	L	L	Н		
X	L	Н	Z	Z		


- (1) H = high level, L = low level,
 - X = irrelevant,
 - Z = high impedance (off)

Logic Diagram (Positive Logic)





Schematic (Each Driver)



All resistor values are nominal.



Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V_{CC}	Supply voltage ⁽²⁾			7	V
VI	Input voltage			7	V
	Output off-state voltage		5.5	V	
		D package	73		
0	Dealisms the small importance (3)	DB package		82	°C/W
θ_{JA}	Package thermal impedance (3)	N package		67	
		NS package		64	
	Lead temperature 1,6 mm (1/16 in) from case for 10 s	·		260	°C
	Lead temperature 1,6 mm (1/16 in) from case for 60 s		300	°C	
T _{stg}	Storage temperature range	-65	150	°C	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V	Supply voltage	AM26LS31C	4.75	5	5.25	V
V _{CC}	Supply voltage	AM26LS31M	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			V	
V_{IL}	Low-level input voltage			8.0	V	
I _{OH}	High-level output current				-20	mA
I _{OL}	Low-level output current				20	mA
т	Operating free air temperature	AM26LS31C	0		70	°C
T _A	Operating free-air temperature	AM26LS31M	-55		125	C

Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)(1)

	PARAMETER	TES	ST CONDITIONS	MIN	TYP ⁽²⁾	MAX	UNIT
V_{IK}	Input clamp voltage	$V_{CC} = MIN,$	$I_I = -18 \text{ mA}$			-1.5	٧
V_{OH}	High-level output voltage	$V_{CC} = MIN,$	$I_{OH} = -20 \text{ mA}$	2.5			٧
V_{OL}	Low-level output voltage	$V_{CC} = MIN,$	$I_{OL} = 20 \text{ mA}$			0.5	V
I _{OZ}	Off-state (high-impedance-state)	V/ MINI	V _O = 0.5 V			-20	
	output current	$V_{CC} = MIN,$	V _O = 2.5 V			20	μΑ
I _I	Input current at maximum input voltage	$V_{CC} = MAX$,	$V_I = 7 V$			0.1	mA
I _{IH}	High-level input current	$V_{CC} = MAX$,	$V_1 = 2.7 \ V$			20	μΑ
I _{IL}	Low-level input current	$V_{CC} = MAX$,	$V_{I} = 0.4 \ V$			-0.36	mA
los	Short-circuit output current (3)	V _{CC} = MAX		-30		-150	mA
I _{CC}	Supply current	$V_{CC} = MAX,$	All outputs disabled		32	80	mA

⁽¹⁾ For C-suffix devices, V_{CC} min = 4.75 V and V_{CC} max = 5.25 V. For M-suffix devices, V_{CC} min = 4.5 V and V_{CC} max = 5.5 V.

Submit Documentation Feedback

⁽²⁾ All voltage values, except differential output voltage V_{OD}, are with respect to network GND.

⁽³⁾ The package thermal impedance is calculated in accordance with JESD 51-7.

⁽²⁾ All typical values are at $V_{CC} = 5 \text{ V}$ and $T_A = 25^{\circ}\text{C}$.

⁽³⁾ Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.



Switching Characteristics


V_{CC} = 5 V (see Figure 1)


	PARAMETER	TEST (CONDITIONS	T	= 25°C		AM26LS31M		UNIT
	PARAMETER	1531 (CONDITIONS	MIN	TYP	MAX	MIN	MAX	UNII
t _{PLH}	Propagation delay time, low- to high- level output	C 20 pF	C1 and C2 anan		14	20		30	20
t _{PHL}	Propagation delay time, high- to low-level output	$C_L = 30 \text{ pr},$	S1 and S2 open		14	20		30	ns
t _{PZH}	Output enable time to high level	0 20 5	R _L = 75 Ω		25	40		60	
t _{PZL}	Output enable time to low level	$C_L = 30 pF$	R _L = 180 Ω		37	45		68	ns
t _{PHZ}	Output disable time from high level	C 10 pF	C1 and C2 aloned		21	30		45	20
t _{PLZ}	Output disable time from low level	$G_L = 10 \text{ pr},$	S1 and S2 closed		23	35		53	ns
t _{SKEW}	Output-to-output skew	$C_L = 30 \text{ pF},$	S1 and S2 open		1	6		9	ns

Submit Documentation Feedback



Parameter Measurement Information





ENABLE AND DISABLE TIME WAVEFORMS


NOTES: A. C_I includes probe and jig capacitance.


- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O \approx 50~\Omega$, $t_f \leq 15$ ns, $t_f \leq 6$ ns.
- C. When measuring propagation delay times and skew, switches S1 and S2 are open.
- D. Each enable is tested separately.
- E. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.

Figure 1. Test Circuit and Voltage Waveforms





Typical Characteristics






V_I - Enable G Input Voltage - V Figure 4. Output Voltage Vs Enable G Input Voltage





Enable G Input Voltage



T_A - Free-Air Temperature - °C Figure 6. High-Level Output Voltage VS Free-Air Temperature

A. The A input is connected to V_{CC} during testing of the Y outputs and to ground during testing of the Z outputs.

B. The A input is connected to ground during testing of the Y outputs and to V_{CC} during testing of the Z outputs.



Typical Characteristics (continued)




Figure 7. High-Level Output Voltage
VS
High-Level Output Current




Figure 9. Low-Level Output Voltage
vs
Low-Level Output Current






Figure 8. Low-Level Output Voltage vs
Free-Air Temperature



V_I - Data Input Voltage - V Figure 10. Y Output Voltage VS Data Input Voltage



- A. The A input is connected to V_{CC} during testing of the Y outputs and to ground during testing of the Z outputs.
- B. The A input is connected to ground during testing of the Y outputs and to V_{CC} during testing of the Z outputs.





REVISION HISTORY

Cł	hanges from Revision I (February 2006) to Revision J						
•	Updated document to new TI data sheet format - no specification changes.	1					
•	Deleted Ordering Information table.	1					
•	Updated Features.	1					
•	Added ESD warning.	2					

Submit Documentation Feedback





10-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)				•	(2)	(6)	(3)		(4/5)	
5962-7802301M2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 7802301M2A AM26LS31 MFKB	Samples
5962-7802301MEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-7802301ME A AM26LS31MJB	Samples
5962-7802301MFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-7802301MF A AM26LS31MWB	Samples
5962-7802301Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type		5962- 7802301Q2A AM26LS31M	Samples
AM26LS31CD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AM26LS31C	Samples
AM26LS31CDBR	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SA31C	Samples
AM26LS31CDBRE4	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SA31C	Samples
AM26LS31CDE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AM26LS31C	Samples
AM26LS31CDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AM26LS31C	Samples
AM26LS31CDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	0 to 70	AM26LS31C	Samples
AM26LS31CDRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AM26LS31C	Samples
AM26LS31CDRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AM26LS31C	Samples
AM26LS31CN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	AM26LS31CN	Samples
AM26LS31CNE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	AM26LS31CN	Samples
AM26LS31CNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	26LS31	Samples



PACKAGE OPTION ADDENDUM

10-Jun-2014

Orderable Device	Status	Package Type	_	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
AM26LS31MFKB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 7802301M2A AM26LS31 MFKB	Samples
AM26LS31MJB	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-7802301ME A AM26LS31MJB	Samples
AM26LS31MWB	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-7802301MF A AM26LS31MWB	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

10-Jun-2014

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF AM26LS31, AM26LS31M:

Catalog: AM26LS31

Military: AM26LS31M


NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 21-Jan-2014


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All dimensions are nominal	all ulliterisions are nonlina													
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant		
AM26LS31CDBR	SSOP	DB	16	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1		
AM26LS31CDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1		
AM26LS31CDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1		
AM26LS31CDRG4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1		
AM26LS31CDRG4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1		


www.ti.com 21-Jan-2014



*All dimensions are nominal

7 til diffictiolorio are florifital							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
AM26LS31CDBR	SSOP	DB	16	2000	367.0	367.0	38.0
AM26LS31CDR	SOIC	D	16	2500	333.2	345.9	28.6
AM26LS31CDR	SOIC	D	16	2500	367.0	367.0	38.0
AM26LS31CDRG4	SOIC	D	16	2500	367.0	367.0	38.0
AM26LS31CDRG4	SOIC	D	16	2500	333.2	345.9	28.6


14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F16)

CERAMIC DUAL FLATPACK




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP2-F16



FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.


D. Falls within JEDEC MO-150

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com/omap

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>