MOSFET - Power, Single, **N-Channel, DPAK** 40 V, 38 A

Features

- Low R_{DS(on)}
- High Current Capability
- Low Gate Charge
- STD Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable*
- These Devices are Pb-Free and are RoHS Compliant

Applications

- Electronic Brake Systems
- Electronic Power Steering
- Bridge Circuits

MAXIMUM RATINGS (T_J = 25°C unless otherwise stated)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V_{DSS}	40	V
Gate-to-Source Voltag	е		V _{GS}	±20	V
Continuous Drain	Steady	T _C = 25°C	I _D	38	Α
Current – R _{θJC}	State	T _C = 100°C		27	
Power Dissipation – $R_{\theta JC}$	Steady State	T _C = 25°C	P _D	75	W
Continuous Drain	Steady	T _A = 25°C	I _D	7.6	Α
Current R _{θJA} (Note 1)	State	T _A = 100°C		5.3	
Power Dissipation – R _{θJA} (Note 1)	Steady State			2.9	W
Pulsed Drain Current	t _p :	= 10 μs	I _{DM}	75	Α
Operating Junction and Storage Temperature			T _J , T _{STG}	–55 to 175	°C
Source Current (Body Diode)			Is	36	Α
Single Pulse Drain-to Source Avalanche Energy – (V_{DD} = 50 V, V_{GS} = 10 V, I_{PK} = 17 A, L = 1 mH, R_G = 25 Ω)			EAS	150	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			T _L	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


1




ON Semiconductor®

www.onsemi.com

V _{(BR)DSS}	R _{DS(ON)} TYP	I _D MAX (Note 1)
40 V	21 mΩ @ 10 V	38 A



MARKING DIAGRAM



= Assembly Location*

= Year

WW = Work Week

= Specific Device Code 5407N = Pb-Free Device

* The Assembly Location code (A) is front side optional. In cases where the Assembly Location is stamped in the package, the front side assembly code may be blank.

ORDERING INFORMATION

Device	Package	Shipping†
NTD5407NT4G	DPAK (Pb-Free)	2500 / Tape & Reel
STD5407NT4G*	DPAK (Pb-Free)	2500 / Tape & Reel
NVD5407NT4G*	DPAK (Pb-Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

THERMAL RESISTANCE RATINGS (Note 1)

Parameter	Symbol	Max	Unit
Junction-to-Case (Drain)	$R_{\theta JC}$	2.0	°C/W
Junction-to-Ambient (Note 1)	$R_{\theta JA}$	52	°C/W


Surface mounted on FR4 board using 1 sq in pad size, (Cu Area 1.127 sq in [2 oz] including traces).

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise stated)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0 V, I _D	= 250 μΑ	40			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J				39		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V,	T _J = 25°C			1.0	μΑ
		$V_{DS} = 40 \text{ V}$	T _J = 100°C			10	
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 V, V_0$	_{SS} = ±30 V			±100	nA
ON CHARACTERISTICS (Note 2)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_{E}$) = 250 μΑ	1.5		3.5	V
Gate Threshold Temperature Coefficient	V _{GS(TH)} /T _J				-6.0		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V,	I _D = 20 A		21	26	mΩ
		V _{GS} = 5.0 V,	I _D = 10 A		32	40	
Forward Transconductance	g _{FS}	V _{GS} = 10 V,	I _D = 18 A		15		S
CHARGES AND CAPACITANCES			•				
Input Capacitance	C _{ISS}				615	1000	pF
Output Capacitance	C _{OSS}	$V_{GS} = 0 \text{ V, f} = V_{DS} = 3$	1.0 MHz,		173		
Reverse Transfer Capacitance	C _{RSS}	VDS = 32 V			80		
Total Gate Charge	Q _{G(TOT)}	$V_{GS} = 10 \text{ V}, V_{DS} = 32 \text{ V},$ $I_{D} = 38 \text{ A}$			20		nC
Gate-to-Source Charge	Q_{GS}				2.25		
Gate-to-Drain Charge	Q_{GD}				10.5		
SWITCHING CHARACTERISTICS, Vo	_{SS} = 10 V (Note	3)					
Turn-On Delay Time	t _{d(ON)}				6.8		ns
Rise Time	t _r	V _{GS} = 10 V, V	nn = 32 V,		17		
Turn-Off Delay Time	t _{d(OFF)}	$I_{D} = 38 \text{ A, R}$	$_{\rm G}$ = 2.5 Ω		66		
Fall Time	t _f		Ī		51		
SWITCHING CHARACTERISTICS, Vo	GS = 5 V (Note 3)	•			•	
Turn-On Delay Time	t _{d(ON)}				10		ns
Rise Time	t _r	V _{GS} = 5 V, V _I	nn = 20 V.		175		
Turn-Off Delay Time	t _{d(OFF)}	I _D = 20 A, R	$G = 2.5 \Omega$		13		
Fall Time	t _f				23		
DRAIN-SOURCE DIODE CHARACTE	RISTICS (Note	2)	•		-	-	•
Forward Diode Voltage	V _{SD}	V _{GS} = 0 V, I _S = 5.0 A	$T_{J} = 25^{\circ}C$ $T_{J} = 125^{\circ}C$		0.9 0.75	1.1	V
Reverse Recovery Time	too		13 - 123 0		38		ns
Charge Time	t _{RR}	$V_{GS} = 0 \text{ V}, \text{ dI}_S/\text{dt} = 100 \text{ A}/\mu\text{s},$ $I_S = 15 \text{ A}$ ctrical Characteristics for the listed			20.5		- 113
Discharge Time	t _a				17		\dashv
	t _b						
Reverse Recovery Charge	Q _{RR}				40		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
2. Pulse Test: pulse width $\leq 300~\mu s$, duty cycle $\leq 2\%$.
3. Switching characteristics are independent of operating junction temperatures.


TYPICAL PERFORMANCE CURVES



60 $V_{DS} \ge 10 \text{ V}$ ID, DRAIN CURRENT (AMPS) 50 40 30 20 $T_J = 100^{\circ}C$ 10 T_J = 25°C $T_J = -55^{\circ}C$ 0 0 3 6 V_{GS}, GATE-TO-SOURCE VOLTAGE (VOLTS)

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance vs. Gate-to-Source Voltage

Figure 4. On-Resistance vs. Drain Current and Gate Voltage







Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL PERFORMANCE CURVES



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

Figure 8. Gate-To-Source and Drain-To-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current





Figure 11. Maximum Rated Forward Biased Safe Operating Area

TYPICAL PERFORMANCE CURVES







Figure 12. Thermal Response







DPAK3 6.10x6.54x2.28, 2.29P CASE 369C **ISSUE J**


DATE 12 AUG 2025








MILLIMETERS					
DIM	MIN	NOM	MAX		
А	2.18	2.28	2.38		
A1	0.00		0.13		
b	0.63	0.76	0.89		
b2	0.72	0.93	1.14		
b3	4.57	5.02	5.46		
С	0.46	0.54	0.61		
c2	0.46	0.54	0.61		
D	5.97	6.10	6.22		
E	6.35	6.54	6.73		
е	2.29 BSC				
Н	9.40	9.91	10.41		
L	1.40	1.59	1.78		
L1	2.90 REF				
L2	0.51 BSC				
L3	0.89		1.27		
L4			1.01		
Z	3.93				












BOTTOM VIEW


ALTERNATE CONSTRUCTIONS

NOTES:

- DIMENSIONING AND TOLERANCING ASME Y14.5M, 2018.

- CONTROLLING DIMENSION: MILLIMETERS.
 THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS b3, L3, AND Z.
 DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR
 BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15mm PER SIDE.
- DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- DATUMS A AND B ARE DETERMINED AT DATUM PLANE H. OPTIONAL MOLD FEATURE.





-5.80

RECOMMENDED MOUNTING FOOTPRINT*

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ONSEMI SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

DOCUMENT NUMBER:	98AON10527D	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DPAK3 6.10x6.54x2.28, 2.2	9P	PAGE 1 OF 2	


onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

DPAK3 6.10x6.54x2.28, 2.29P

CASE 369C ISSUE J

DATE 12 AUG 2025

GENERIC MARKING DIAGRAM*



XXXXXX = Device Code
A = Assembly Location
L = Wafer Lot
Y = Year
WW = Work Week
G = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLE 1:	STYLE 2:	STYLE 3:	STYLE 4:	STYLE 5:	
PIN 1. BASE	PIN 1. GATE	PIN 1. ANODE	PIN 1. CATHODE	PIN 1. GATE	
COLLECTO	DR 2. DRAIN	CATHODE	2. ANODE	2. ANODE	
EMITTER	3. SOURCE	ANODE	3. GATE	CATHODE	
COLLECTO	DR 4. DRAIN	CATHODE	4. ANODE	4. ANODE	
STVLF 6: ST	VI F 7·	VIF Q: ST	VIF a.	STVLF 10.	

 STYLE 6:
 STYLE 7:
 STYLE 8:
 STYLE 9:
 STYLE 10:

 PIN 1. MT1
 PIN 1. GATE
 PIN 1. N/C
 PIN 1. ANODE
 PIN 1. CATHODE

 2. MT2
 2. COLLECTOR
 2. CATHODE
 2. CATHODE
 2. CATHODE
 2. ANODE

 3. GATE
 3. EMITTER
 3. ANODE
 3. RESISTOR ADJUST
 3. CATHODE
 4. CATHODE
 4. CATHODE
 4. ANODE

DOCUMENT NUMBER:	98AON10527D Electronic versions are uncontrolled except when accessed directly from the Document Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DPAK3 6.10x6.54x2.28, 2.2	DPAK3 6.10x6.54x2.28, 2.29P	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales