
2,048/4,096-Bit Serial Electrically Erasable PROM BR9020/BR9020F BR9040/BR9040F

Features

- · Low power CMOS technology
- 128 x 16 bits configuration (BR9020/F)
 256 x 16 bits configuration (BR9040/F)
- · 2.7V to 5.5V operation
- · 4-wire Bus Interface
- 1MHz Clock Rate
- · Low power consumption
 - 1.5mA (max.) active current : 3V
 - 2 µA (max.) stanby current : 3V
- · Automatic erase-before-write
- · Hardware and Software write Protection
 - Default to write-disable state at power up
 - Software instructions for write-enable/disable
 - Vcc lockout inadvertent write protection
- 8-pin SOP/8-pin DIP pockages
- Device status signal during write cycle (R/B pin & DO pin)
- 100,000 Erase/write cycles
- · 10 years Data Retention

Pin configuration



●Pin name

Pin Name	Function
CS	Chip select input
SK	Serial data clock input
DI	Operating code, address, and serial data input
DO	Serial data output
GND	Reference voltage for all I/O, 0 V
WC	Write control input
R/B	READY, BUSY status signal output
Vcc	Power supply connection


Overview

The BR9020, BR9020F, BR9040, and BR9040F are serial EEPROMs that can be connected directed to a serial port and can be erased and written to electrically. The BR9020 / F is configured of 128 words \times 16 bits, and the BR9040/F of 256 words \times 16 bits.

Writing is performed in word units, using four types of operation commands. The commands are synchronized to the \overline{SK} pin (serial clock input), and data is read through the DI pin and output from the DO pin. \overline{WC} pin control is used to initiate a write disabled state, enabling these EEPROMs to be used as one-time ROMs. During writing, operation can be checked from the R/ \overline{B} pin and the DO pin.

	7828999 0021355	974	
104	ROHM		

Block diagram



● Absolute maximum ratings (Ta=25°C)

Parameter	Symbol Limits		Unit		
Applied voltage	Vcc	-0.3~7.0		V	
Power dissipation	Pd	DIP8	500*1		
	Fu	SOP8	350*2	mW	
Storage temperature	Tstg	−65~125		ా	
Operating temperature	Topr	−40~85		ా	
Terminal voltage		-0.3~Vcc+0.3		V	

^{*1} Reduced by 5.0mW for each increase in Ta of 1°C over 25°C.

Recommended operating conditions

Parameter	Symbol	Limits	Unit
Power supply voltage	Vcc	2.7~5.5 (WRITE)	V
	V CC	2.0~5.5 (READ)	V
Input voltage	Vin	0∼Vcc	V



^{*2} Reduced by 3.5mW for each increase in Ta of 1°C over 25°C.

Electrical characteristics

BR9020/F : At 5V (Unless otherwise noted, Ta=-40 to 85 $^{\circ}$ C, Vcc=5V \pm 10%)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
"L" input voltage 1	VIL 1	_	_	0.3×Vcc	٧	DI pin
"H" input voltage 1	VIH 1	0.7×Vcc	_	_	٧	DI pin
"L" input voltage 2	VIL 2		_	0.2×Vcc	V	CS, SK, WC pin
"H" input voltage 2	V _{1H 2}	0.8×Vcc		_	٧	CS, SK, WC pin
"L" output voltage	Vol	0	_	0.4	٧	loL=2.1mA
"H" output voltage	Vон	Vcc-0.4	-	Vcc	٧	I _{OH} =-0.4mA
Input leakage current	lu	-1	_	1	μΑ	V _{IN} =0V~V _{CC} CS=V _{CC}
Output leakage current	ILO	-1	_	1	μA	Vour=0V~Vcc CS=Vcc
	lccı	_		2	mA	fsk=1MHz tE / W=10mS (WRITE)
Operating current consumption	locz		! =	1	mA	fsk=1MHz (READ)
Standby current	Isa	 _	<u> </u>	3	μА	CS,SK,DI,WC,=V∞ DO,R/B=OPEN
SK frequency	fsk	<u> </u>	 -	1	MHz	_

BR9020/F : At 3V (Unless otherwise noted, Ta=-40 to 85 $^{\circ}$ C, Vcc=3V \pm 10%)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
"L" input voltage 1	VIL 1		_	0.3×Vcc	٧	DI pin
'H" input voltage 1	VIH 1	0.7×Vcc	_		٧	DI pin
"L" input voltage 2	VIL2	_		0.2×Vcc	V	CS, SK, WC pin
'H" input voltage 2	VIH 2	0.8×Vcc	_	_	V	CS, SK, WC pin
'L" output voltage	Vol	0	_	0.4	٧	IoL=100 μ A
'H" output voltage	Vон	Vcc-0.4	_	Vcc	٧	lo _H =-100 μA
Input leakage current	lu	-1	_	1	μΑ	V _{IN} =0V~Vcc
Output leakage current	ILO	-1	_	1	μΑ	Vout=0V~Vcc CS=Vcc
Operating current	Icc1		_	1.5	mA	fsk=1MHz tE / W=15mS (WRITE)
consumption	lcc2	_	_	500	μΑ	fsk=1MHz (READ)
Standby current	Isa	_	_	2	μA	CS,SK,DI,WC,=Vcc DO,R/B=OPEN
SK frequency	fsk	_	_	1	MHz	<u> </u>

1828999 0021357 747

106

BR9040/F : At 5V (Unless otherwise noted, Ta=-40 to 85 $^{\circ}$ C, Vcc=5V \pm 10%)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
"L" input voltage 1	VIL 1	_	_	0.3×Vcc	٧	DI pin
"H" input voltage 1	VIH 1	0.7×Vcc	_	_	٧	DI pin
"L" input voltage 2	VIL 2	_	_	0.2×Vcc	٧	CS, SK, WC pin
"H" input voltage 2	VIH 2	0.8×Vcc	_	_	٧	CS, SK, WC pin
"L" output voltage	Vol	0	_	0.4	٧	loL=2.1mA
"H" output voltage	Vон	Vcc-0.4	_	Vcc	٧	loн=-0.4mA
Input leakage current	lu	-1		1	μА	V _{IN} =0V~V _{CC} CS=V _{CC}
Output leakage current	lıo	— 1	_	1	μΑ	Vout=0V~Vcc CS=Vcc
Operating current	Icc1	_	_	2	mA	fsk=1MHz tE / W=10mS (WRITE)
consumption	lcc2	_	_	1	mA	fsk=1MHz (READ)
Standby current	Isв	_	_	3	·μA	CS,SK,DI,WC,=Vcc DO,R/B=OPEN
SK frequency	fsĸ	_		1	MHz	_

BR9040/F : At 3V (Unless otherwise noted, Ta=-40 to 85°C, Vcc=3V \pm 10%)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
"L" input voltage 1	VIL 1	_	_	0.3×Vcc	V	DI pin
"H" input voltage 1	VIH 1	0.7×Vcc	_	_	٧	DI pin
"L" input voltage 2	VIL 2	_	_	0.2×Vcc	٧	CS, SK, WC pin
"H" input voltage 2	VIH 2	0.8×Vcc	_	_	٧	CS, SK, WC pin
"L" output voltage	Vol	0	_	0.4	٧	loL=100 μ A
"H" output voltage	Vон	Vcc-0.4	_	Vcc	٧	IoH=-100 μ A
Input leakage current	lu	-1	_	1	μΑ	V _{IN} =0V~V _{CC}
Output leakage current	lLO	-1	_	1	μΑ	Vout=0V~Vcc CS=Vcc
Operating current	Icc1	_	_	1.5	mA	fsk=1MHz tE / W=15mS (WRITE)
consumption	Icc2	_		500	μΑ	fsk=1MHz (READ)
Standby current	Isa	_	-	2	μΑ	CS,SK,DI,WC,=Vcc DO,R/B=OPEN
OK from	4	_		1	MHz	Vcc=3.0~3.3V
SK frequency	fsk	_	_	750	kHz	Vcc=2.7~3.0V

7828999 0021358 683

Operation timing characteristics

BR9020/F: At 5V (Unless otherwise noted, Ta=-40 to 85°C, Vcc=5V \pm 10%)

Parameter	Symbol	Min.	Тур.	Max.	Unit
CS setup time	tCSS	200	_		nS
CS hold time	tCSH	0	_	_	nS
Data setup time	tDIS	150	_	_	nS
Data hold time	tDIH	150	_	_	nS
DO rise delay time	tPD1	_	_	350	nS
DO fall delay time	tPD0	_	_	350	nS
Self-timing programming cycle	tE/W	_	_	10	mS
CS minimum "H" time	tCS	1	_	-	μS
READY/BUSY display valid time	tSV		_	1	μS
Time at which DO goes High-Z (from CS)	tOH	0	_	400	nS
Data clock "H" time	tWH	450	-	_	nS
Data clock "L" time	tWL	450	_	_	nS
Write control setup time	tWCS	0	_	_	nS
Write control hold time	tWCH	0	_		nS

BR9020/F: At 3V (Unless otherwise noted, Ta=-40 to 85°C, Vcc=3V ± 10%)

Parameter	Symbol	Min.	Тур.	Max.	Unit
CS setup time	tCSS	200	_	_	nS
CS hold time	tCSH	0	_		nS
Data setup time	tDIS	150	_	_	nS
Data hold time	tDIH	150	_	_	nS
DO rise delay time	tPD1		_	350	nS
DO fall delay time	tPD0	_	_	350	nS
Self-timing programming cycle	tE/W	_	_	15	mS
CS minimum "H" time	tCS	1	_	_	μS
READY/BUSY display valid time	tSV	_	_	1	μS
Time at which DO goes High-Z (from CS)	tOH	0	_	400	пS
Data clock "H" time	tWH	450	_	_	nS
Data clock "L" time	tWL	450	_	_	nS
Write control setup time	tWCS	0	_	_	nS
Write control hold time	tWCH	0	_	_	nS

7828999	0021359	51T	
---------	---------	-----	--

108

BR9040/F: At 5V (Unless otherwise noted, Ta=-40 to 85°C, $Vcc=5V\pm10\%$)

Parameter	Symbol	Min.	Тур.	Max.	Unit
CS setup time	tCSS	200	_	_	nS
CS hold time	tCSH	0	_	_	nS
Data setup time	tDIS	150	_	_	nS
Data hold time	tDIH	150	_	_	nS
DO rise delay time	tPD1	_	_	350	nS
DO fall delay time	tPD0	_	_	350	nS
Self-timing programming cycle	tE/W	_	_	10	mS
CS minimum "H" time	tCS	1	_	_	μS
READY/BUSY display valid time	tSV	_	_	1	μS
Time at which DO goes High-Z (from CS)	tOH	0		400	nS
Data clock "H" time	tWH	500	_	_	nS
Data clock "L" time	tWL	500	_	_	nS
Write control setup time	tWCS	0	_	_	nS
Write control hold time	tWCH	0	_	_	nS


BR9040/F : At 3V (Unless otherwise noted, Ta=-40 to 85°C, $Vcc=3V\pm10\%$)

Parameter	Symbol	Min.	Тур.	Max.	Unit
CS setup time	tCSS	200	_	_	nS
CS hold time	tCSH	0		_	nS
Data setup time	tDIS	150	_	_	nS
Data hold time	tDIH	150	_	_	nŞ
DO rise delay time Vcc = 3.0 to 3.3 V	tPD1		_	350	nS
DO fall delay time Vcc = 3.0 to 3.3 V	tPD0	_		350	nS
DO rise delay time Vcc = 2.7 to 3.0 V	tPD1	_	_	500	nS
DO fall delay time Vcc = 2.7 to 3.0 V	tPD0	_		500	nS
Self-timing programming cycle	tE/W	_	_	15	mS
CS minimum "H" time	tCS	1	_	-	μS
READY/BUSY display valid time	tSV	_	_	1	μS
Time at which DO goes High-Z (from CS)	tOH	0	_	400	nS
Data clock "H" time Vcc =3.0 to 3.3 V	tWH	500	_	_	nS
Data clock "L" time Vcc = 3.0 to 3.3 V	tWL	500	_	_	пS
Data clock "H" time Vcc = 2.7 to 3.0 V	tWH	650	_	-	nS
Data clock "L" time Vcc = 2.7 to 3.0 V	tWL	650	_	_	nS
Write control setup time	tWCS	0	_	_	nS
Write control hold time	tWCH	0	_	_	nS

7828999 0021360 231

ROHM

Synchronized data input/output timing



- ı ıy
- · Input data is read at rising edge of SK.
- Data is output from DO in synchronization with the SK falling edge.
- WC is related only to the write commands, and reading and writing can be enabled and disabled regardless of the status of WC.
- CS should be set to HIGH for at least the tCS timing between commands. If CS is LOW, the next command cannot be received.

______ 7828999 0021361 178 **=**______

Circuit operation

1. Command mode

Command	Start bit	Operating code	Address	Data
Read (READ)	1010	1000	A0 A1 A2 A3 A4 A5 A6 (A7) *	
Write (WRITE)	1010	0100	A0 A1 A2 A3 A4 A5 A6 (A7) *	D0 D1-D14 D15
Erase/Write enabled (EWEN)	1010	0011	* * * * * * *	
Erase/Write disabled (EWDS)	1010	0000	* * * * * * *	

WC

H or L

2. Writing enabled/disabled




Fig.2

- When the power supply is turned on, the latch used to acknowledge writing is reset in the same way as when the
 write disable command is executed. Before entering the write mode, the write enabled mode must first be entered. Once the write enabled mode has been recognized, it remains valid until the write disabled mode is entered, or the power supply is turned off.
- The clock is no longer necessary after the first 16 clock pulses have been received. Any subsequent input will be ignored.
- WC does not exist for either the write enabled or write disabled command, so WC may be either HIGH or LOW
 when the command is being input.
- Commands are received in these modes by means of 8-bit operating codes. Please be aware that, after an operating code has been entered, commands will not be cancelled even if \overline{CS} is set to HIGH. (To cancel a command, either turn off the power supply, or input the command once again.)



ROHM






Fig.4 (BR9040 / F)

• After the fall of the 16th clock pulse, 16-bit data is output from the DO pin in synchronization with the falling edge of the \overline{SK} signal. (DO output changes at a time lag of tPD0, tPD1 because of internal circuit delay following the falling edge of the \overline{SK} signal. During the tPD0 and tPD1 timing, the tPD time should be assured before data is read, to avoid the previous data being lost. See the synchronized data input/output timing chart in Figure 1.)

	■ 7828999 0021363 T40 ■	
112	ROHM	







- Fig.6 (BR9040 / F)
- During input in the write mode, $\overline{\text{CS}}$ must be LOW, but once writing starts, $\overline{\text{CS}}$ may be either HIGH or LOW. However, if $\overline{\text{CS}}$ and $\overline{\text{WC}}$ share the same connection, both $\overline{\text{CS}}$ and $\overline{\text{WC}}$ should be set to LOW during writing operations. (If the WC pin is set to HIGH during a writing operation, writing will be forcibly interrupted at that point. If this happens, the data for that address may be lost, in which case it should be rewritten to that address.)
- · Following input of a write command, $\overline{\text{CS}}$ goes HIGH. If $\overline{\text{CS}}$ is then set to LOW, data will be received from $\overline{\text{SK}}$ and DI, because the command reception status has been entered.

If $\overline{\text{CS}}$ remains LOW following command input, however, without first going HIGH, command input will be cancelled until CS is set to HIGH.

- Starting from the rising edge of the 32nd clock, the R/\overline{B} pin goes LOW after tSV has elapsed.
- The R/B pin is LOW during writing operations. (Following the rising edge of SK after the last data D15 has been read, the internal timer circuit is activated, and writing of data in the memory cell is automatically completed during tE/W.) At this point, SK input may be either HIGH or LOW during tE/W.
- Following input of a write command, if \overline{CS} falls while \overline{SK} is LOW, the R/ \overline{B} status can be displayed from the DO pin. (See the section on READY/BUSY states.)

7828999 0021364 987

ROHM

- 5. READY/BUSY display (R/B pin and DO pin)
- This display outputs the internal status signal; the R/B pin outputs the HIGH or LOW status at all times. The display can also be output from the DO pin. Following completion of the writing command, if CS falls while SK is LOW, either HIGH or LOW is output. (The display can also be output without using the R/B pin, leaving it open.)
- When writing data to a memory cell, the READY/BUSY display is output from the rise of the 32nd clock pulse of the SK signal after tSV, from the R/B pin.

 R/\overline{B} display = LOW: writing in progress

(The internal timer circuit is activated, and after the tE/W timing has been created, the timer circuit stops automatically. Writing of data to the memory cell is done during the tE/W timing, during which time other commands cannot be received.)

 R/\overline{B} display = HIGH: command standby state

(Writing of data to the memory cell has been completed and the next command can be received.)




Fig.7 R / B Status output timing diagram

7828999 0021365 813 **—** ______

Memory ICs

Operation notes

- 1. Turning the power supply on and off
- When the power supply is turned on and off, \overline{CS} should be set to HIGH (= Vcc).
- When $\overline{\text{CS}}$ is LOW, the command input reception state (active) is entered. If the power supply is turned on in this state, erroneous operations and erroneous writing can occur because of noise and other factors. To avoid this, make sure $\overline{\text{CS}}$ is set to HIGH (= Vcc) before turning on the power supply.


(Good example) Here, the CS pin is pulled up to Vcc.

When turning off the power supply, wait at least 10 msec before turning it on again. Failing to observe this condition can result in the internal circuit failing to be reset when the power supply is turned on.

(Bad example) \overline{CS} is LOW when the power supply is turned on or off

In this case, because $\overline{\text{CS}}$ remains LOW, the EEPROM may perform erroneous operations or write erroneous data because of noise or other factors.

Note: Please be aware that the case shown in this example can also occur if $\overline{\text{CS}}$ input is HIGH-Z.



2. Noise countermeasures

2-1. SK noise

If noise occurs at the rise of the \overline{SK} clock input, the clock is assumed to be excessive, and this can cause malfunction because the bits are out of alignment.

2-2. WC noise


During a writing operation, noise at the WC pin can be erroneously judged to be data, and this can cause writing to be forcibly interrupted.

2-3. Vcc noise

Noise and surges on the power supply line can cause malfunction. We recommend installing a bypass capacitor between the power supply and ground to eliminate this problem.


7828999 0021366 75T

ROHM



Cancellation method: CS HIGH

3-2. Write commands




Cancelling methods

- a: Canceled by setting CS HIGH. The WC pin is not involved.
- b: If the WC pin goes HIGH for even a second, writing is forcibly interrupted. Cancellation occurs even if the CS pin is HIGH. At this point, data has not been written to the memory, so the data in the designated address has not yet been changed.
- c: The operation is forcibly cancelled by setting the WC pin to HIGH or turning off the power supply (although we do not recommend using this method). The data in the designated address is not guaranteed and should be written once again.
- d: If \overline{CS} is set to HIGH while the R/ \overline{B} signal is HIGH (following the tE/W timing), the IC is reset internally, and waits for the next command to be input.

ioi ale liext commi	iand to be input.	
	■ 7828999 0021367 696 ■	
116	ROHM	

External dimensions (Units: mm)



7828999 0021368 522 📟