

## TLE42754

Low Dropout Linear Fixed Voltage Regulator

TLE42754D TLE42754G TLE42754E

## **Data Sheet**

Rev. 1.11, 2012-01-20

**Automotive Power** 



## Low Dropout Linear Fixed Voltage Regulator

#### **TLE42754**





### 1 Overview

#### **Features**

- Output Voltage 5 V ± 2%
- Ouput Current up to 450 mA
- · Very low Current Consumption
- · Power-on and Undervoltage Reset with Programmable Delay Time
- Reset Low Down to V<sub>O</sub> = 1 V
- · Very Low Dropout Voltage
- Output Current Limitation
- Reverse Polarity Protection
- Overtemperature Protection
- Suitable for Use in Automotive Electronics
- Wide Temperature Range from -40 °C up to 150 °C
- Input Voltage Range from -42 V to 45 V
- Green Product (RoHS compliant)
- AEC Qualified

#### **Description**


The TLE42754 is a monolithic integrated low-dropout voltage regulator in a 5-pin TO-package, especially designed for automotive applications. An input voltage up to 42 V is regulated to an output voltage of 5.0 V. The component is able to drive loads up to 450 mA. It is short-circuit proof by the implemented current limitation and has an integrated overtemperature shutdown. A reset signal is generated for an output voltage  $V_{\rm Q,rt}$  of typically 4.65 V. The power-on reset delay time can be programmed by the external delay capacitor.

### **Dimensioning Information on External Components**


An input capacitor  $C_1$  is recommended for compensation of line influences. An output capacitor  $C_{\rm Q}$  is necessary for the stability of the control loop.



PG-TO252-5



PG-TO263-5



PG-SSOP-14 exposed pad

Туре	Package	Marking
TLE42754D	PG-TO252-5	42754D
TLE42754G	PG-TO263-5	42754G
TLE42754E	PG-SSOP-14 exposed pad	42754E

Data Sheet 2 Rev. 1.11, 2012-01-20



Overview

### **Circuit Description**

The control amplifier compares a reference voltage to a voltage that is proportional to the output voltage and drives the base of the series transistor via a buffer. Saturation control as a function of the load current prevents any oversaturation of the power element. The component also has a number of internal circuits for protection against:

- Overload
- Overtemperature
- Reverse polarity



**Block Diagram** 

## 2 Block Diagram




Figure 1 Block Diagram

**Pin Configuration** 

## 3 Pin Configuration

## 3.1 Pin Assignment TLE42754D (PG-TO252-5) and TLE42754G (PG-TO263-5)




Figure 2 Pin Configuration (top view)

# 3.2 Pin Definitions and Functions TLE42754D (PG-TO252-5) and TLE42754G (PG-TO263-5)

Pin	Symbol	Function
1	I	Input for compensating line influences, a capacitor to GND close to the IC terminals is recommended
2	RO	Reset Output open collector output; external pull-up resistor to a positive potential required; leave open if the reset function is not needed
3	GND	TLE42754G (PG-TO263-5) only: Ground internally connected to tab
4	D	Reset Delay Timing connect a ceramic capacitor to GND for adjusting the reset delay time; leave open if the reset function is not needed
5	Q	Output block to GND with a capacitor close to the IC terminals, respecting the values given for its capacitance $C_{\rm Q}$ and ESR in the table "Functional Range" on Page 8
TAB	GND	Ground connect to heatsink area



**Pin Configuration** 

## 3.3 Pin Assignment TLE42754E (PG-SSOP-14 exposed pad)




Figure 3 Pin Configuration (top view)

## 3.4 Pin Definitions and Functions TLE42754E (PG-SSOP-14 exposed pad)

Pin	Symbol	Function
1,3,5,7	n.c.	not connected
		leave open or connect to GND
2	RO	Reset Output
		open collector output; external pull-up resistor to a positive potential required;
		leave open if the reset function is not needed
4	GND	Ground
6	D	Reset Delay Timing
		connect a ceramic capacitor to GND for adjusting the reset delay time;
		leave open if the reset function is not needed
8,10,11,12,	n.c.	not connected
14		leave open or connect to GND
9	Q	Output
		block to GND with a capacitor close to the IC terminals, respecting the values given
		for its capacitance $C_Q$ and ESR in the table "Functional Range" on Page 8
13	I	Input
		for compensating line influences, a capacitor to GND close to the IC terminals is
		recommended
Pad	_	Exposed Pad
		connect to heatsink area;
		connect with GND on PCB



**General Product Characteristics** 

## 4 General Product Characteristics

## 4.1 Absolute Maximum Ratings

## Absolute Maximum Ratings 1)

-40 °C  $\leq$   $T_{\rm j}$   $\leq$  150 °C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Lin	nit Values	Unit	Conditions	
			Min.	Max.			
Input	•		*	*			
4.1.1	Voltage	$V_1$	-42	45	V	_	
Output							
4.1.2	Voltage	$V_{Q}$	-0.3	7	V	_	
Reset 0	Output	,					
4.1.3	Voltage	$V_{RO}$	-0.3	25	V	_	
Reset I	Delay	,					
4.1.4	Voltage	$V_{D}$	-0.3	7	V	_	
Tempe	rature	<u> </u>	*	*			
4.1.5	Junction Temperature	$T_{\rm j}$	-40	150	°C	_	
4.1.6	Storage Temperature	$T_{stg}$	-50	150	°C	_	
ESD A	osorption						
4.1.7	ESD Absorption	$V_{\mathrm{ESD,HBM}}$	-2	2	kV	Human Body Model (HBM) <sup>2)</sup>	
4.1.8		$V_{ESD,CDM}$	-500	500	V	Charge Device Model (CDM) <sup>3)</sup>	
4.1.9			-750	750	V	Charge Device Model (CDM) <sup>3)</sup> at corner pins	

<sup>1)</sup> Not subject to production test, specified by design.

Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

<sup>2)</sup> ESD HBM Test according AEC-Q100-002 - JESD22-A114

<sup>3)</sup> ESD CDM Test according ESDA STM5.3.1



### **General Product Characteristics**

## 4.2 Functional Range

Pos.	Parameter	Symbol	Limit Values		Limit Values Unit	
			Min.	Max.		
4.2.1	Input Voltage	$V_1$	5.5	42	V	_
4.2.2	Output Capacitor's Requirements	$C_{Q}$	22	_	μF	_1)
	for Stability	$ESR(C_{Q})$	_	3	Ω	_2)
4.2.3	Junction Temperature	$T_{j}$	-40	150	°C	_

<sup>1)</sup> the minimum output capacitance requirement is applicable for a worst case capacitance tolerance of 30%

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

<sup>2)</sup> relevant ESR value at f = 10 kHz



### **General Product Characteristics**

## 4.3 Thermal Resistance

Pos.	Parameter	Symbol	I	Limit Val	ue	Unit	Conditions
			Min.	Тур.	Max.		
TLE427	754D (PG-TO252-5)					-	
4.3.4	Junction to Case <sup>1)</sup>	$R_{thJC}$	_	3.7	_	K/W	_
4.3.5	Junction to Ambient <sup>1)</sup>	$R_{thJA}$	_	27	_	K/W	2)
4.3.6			_	110	_	K/W	footprint only <sup>3)</sup>
4.3.7			_	57	_	K/W	300 mm <sup>2</sup> heatsink area on PCB <sup>3)</sup>
4.3.8	_		-	42	_	K/W	600 mm <sup>2</sup> heatsink area on PCB <sup>3)</sup>
TLE427	754G (PG-TO263-5)	<u>,</u>			*	-	
4.3.9	Junction to Case <sup>1)</sup>	$R_{thJC}$	_	3.7	_	K/W	_
4.3.10	Junction to Ambient <sup>1)</sup>	$R_{thJA}$	_	22	_	K/W	2)
4.3.11			_	70	_	K/W	footprint only <sup>3)</sup>
4.3.12	_		-	42	_	K/W	300 mm <sup>2</sup> heatsink area on PCB <sup>3)</sup>
4.3.13			_	33	_	K/W	600 mm <sup>2</sup> heatsink area on PCB <sup>3)</sup>
TLE427	754E (PG-SSOP-14 exposed	pad)				-	
4.3.14	Junction to Case <sup>1)</sup>	$R_{thJC}$	_	7	_	K/W	_
4.3.15	Junction to Ambient <sup>1)</sup>	$R_{thJA}$	_	43	_	K/W	2)
4.3.16			-	120	_	K/W	footprint only <sup>3)</sup>
4.3.17			_	59	-	K/W	300 mm <sup>2</sup> heatsink area on PCB <sup>3)</sup>
4.3.18			_	49	_	K/W	600 mm <sup>2</sup> heatsink area on PCB <sup>3)</sup>

<sup>1)</sup> not subject to production test, specified by design

<sup>2)</sup> Specified  $R_{\text{thJA}}$  value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The Product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm³ board with 2 inner copper layers (2 x 70µm Cu, 2 x 35µm Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer.

<sup>3)</sup> Specified  $R_{\text{thJA}}$  value is according to JEDEC JESD 51-3 at natural convection on FR4 1s0p board; The Product (Chip+Package) was simulated on a 76.2 × 114.3 × 1.5 mm<sup>3</sup> board with 1 copper layer (1 x 70µm Cu).



## 5 Block Description and Electrical Characteristics

## 5.1 Voltage Regulator

The output voltage  $V_{\rm Q}$  is controlled by comparing a portion of it to an internal reference and driving a PNP pass transistor accordingly. The control loop stability depends on the output capacitor  $C_{\rm Q}$ , the load current, the chip temperature and the poles/zeros introduced by the integrated circuit. To ensure stable operation, the output capacitor's capacitance and its equivalent series resistor ESR requirements given in the table "Functional Range" on Page 8 have to be maintained. For details see also the typical performance graph "Output Capacitor Series Resistor ESR( $C_{\rm Q}$ ) versus Output Current  $C_{\rm Q}$ " on Page 13. As the output capacitor also has to buffer load steps it should be sized according to the application's needs.

An input capacitor  $C_l$  is strongly recommended to compensate line influences. Connect the capacitors close to the component's terminals.

A protection circuitry prevent the IC as well as the application from destruction in case of catastrophic events. These safeguards contain an output current limitation, a reverse polarity protection as well as a thermal shutdown in case of overtemperature.

In order to avoid excessive power dissipation that could never be handled by the pass element and the package, the maximum output current is decreased at input voltages above  $V_{\rm I}$  = 28 V.

The thermal shutdown circuit prevents the IC from immediate destruction under fault conditions (e.g. output continuously short-circuited) by switching off the power stage. After the chip has cooled down, the regulator restarts. This leads to an oscillatory behaviour of the output voltage until the fault is removed. However, junction temperatures above 150 °C are outside the maximum ratings and therefore significantly reduce the IC's lifetime.

The TLE42754 allows a negative supply voltage. In this fault condition, small currents are flowing into the IC, increasing its junction temperature. This has to be considered for the thermal design, respecting that the thermal protection circuit is not operating during reverse polarity conditions.




Figure 4 Voltage Regulator



## **Electrical Characteristics Voltage Regulator**

 $V_{\rm I}$  = 13.5 V, -40 °C  $\leq$   $T_{\rm j}$   $\leq$  150 °C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol		Limit Val	ues	Unit	Conditions	
	Min. Typ. Max.	Max.						
5.1.1	Output Voltage	$V_{Q}$	4.9	5.0	5.1	V	1 mA < I <sub>Q</sub> < 450 mA 9 V < V <sub>I</sub> < 28 V	
5.1.2	Output Voltage	$V_{Q}$	4.9	5.0	5.1	V	1 mA < $I_{\rm Q}$ < 400 mA 6 V < $V_{\rm I}$ < 28 V	
5.1.3	Output Voltage	$V_{Q}$	4.9	5.0	5.1	V	1 mA < $I_{\rm Q}$ < 200 mA 6 V < $V_{\rm I}$ < 40 V	
5.1.4	Output Current Limitation	$I_{Q,max}$	450	_	1100	mA	V <sub>Q</sub> = 4.8V	
5.1.5	Load Regulation steady-state	$\Delta V_{ m Q,load}$	-30	-15	-	mV	$I_{\rm Q}$ = 5 mA to 400 mA $V_{\rm I}$ = 8 V	
5.1.6	Line Regulation steady-state	$\Delta V_{ m Q,line}$	-	5	15	mV	$V_{\rm I}$ = 8 V to 32 V $I_{\rm Q}$ = 5 mA	
5.1.7	Dropout Voltage <sup>1)</sup> $V_{dr} = V_{l} - V_{Q}$	$V_{dr}$	_	250	500	mV	$I_{\rm Q}$ = 300 mA	
5.1.8	Power Supply Ripple Rejection <sup>2)</sup>	PSRR	_	60	_	dB	$f_{\text{ripple}}$ = 100 Hz $V_{\text{ripple}}$ = 0.5 Vpp	
5.1.9	Temperature Output Voltage Drift	$\mathrm{d}V_{\mathrm{Q}}/\mathrm{d}T$	_	0.5	_	mV/K	_	
5.1.10	Overtemperature Shutdown Threshold	$T_{j,sd}$	151	_	200	°C	$T_{\rm j}$ increasing <sup>2)</sup>	
5.1.11	Overtemperature Shutdown Threshold Hysteresis	$T_{ m j,sdh}$	_	20	_	°C	$T_{\rm j}$ decreasing <sup>2)</sup>	

<sup>1)</sup> measured when the output voltage  $V_{\rm Q}$  has dropped 100mV from the nominal value obtained at  $V_{\rm I}$  = 13.5V


Data Sheet 11 Rev. 1.11, 2012-01-20

<sup>2)</sup> not subject to production test, specified by design




### **Typical Performance Characteristics Voltage Regulator**


## Output Voltage $V_{\rm Q}$ versus Junction Temperature $T_{\rm i}$




# Power Supply Ripple Rejection *PSRR* versus



## Output Current $I_{\rm Q}$ versus Input Voltage $V_{\rm I}$




## Line Regulation $\Delta V_{\mathrm{Q,line}}$ versus Input Voltage Change $\Delta V_{\mathrm{I}}$ )







## Load Regulation $\Delta V_{\mathrm{Q,load}}$ versus Output Current Change $\Delta I_{\mathrm{Q}}$



## Output Capacitor Series Resistor $ESR(C_{\rm Q})$ versus Output Current $I_{\rm Q}$



## Dropout Voltage $V_{\rm dr}$ versus Junction Temperature $T_{\rm i}$





## 5.2 Current Consumption

### **Electrical Characteristics Current Consumption**

 $V_{\rm I}$  = 13.5 V, -40 °C  $\leq$   $T_{\rm j} \leq$  150 °C, positive current flowing into pin (unless otherwise specified)


Pos.	Parameter	Symbol	nbol Limit Values		Limit Values Un		Limit Values		lues Unit		Conditions
			Min.	Тур.	Max.						
5.2.1	Current Consumption	$I_{q}$	_	150	200	μΑ	$I_{\rm Q}$ = 1 mA				
	$I_{q} = I_{l} - I_{Q}$	,					$T_{\rm i}$ = 25 °C				
5.2.2			_	150	220	μA	$I_{Q}$ = 1 mA				
							$T_{\rm i}$ = 85 °C				
5.2.3			_	5	10	mA	$I_{\rm Q}$ = 250 mA				
5.2.4			_	15	25	mA	$I_{\rm Q}$ = 400 mA				

Data Sheet 14 Rev. 1.11, 2012-01-20




## **Typical Performance Characteristics Current Copnsumption**


# Current Consumption $I_{\rm q}$ versus Output Current $I_{\rm Q}$ ( $I_{\rm Q}$ low)



# Current Consumption $I_{\rm q}$ versus Output Current $I_{\rm Q}$



## Current Consumption $I_{\rm q}$ versus Input Voltage $V_{\rm l}$





## 5.3 Reset Function

The reset function provides several features:

### **Output Undervoltage Reset:**

An output undervoltage condition is indicated by setting the Reset Output RO to "low". This signal might be used to reset a microcontroller during low supply voltage.

#### **Power-On Reset Delay Time:**

The power-on reset delay time  $t_{\rm rd}$  allows a microcontoller and oscillator to start up. This delay time is the time frame from exceeding the reset switching threshold  $V_{\rm RT}$  until the reset is released by switching the reset output "RO" from "low" to "high". The power-on reset delay time  $t_{\rm rd}$  is defined by an external delay capacitor  $C_{\rm D}$  connected to pin D charged by the delay capacitor charge current  $I_{\rm D,ch}$  starting from  $V_{\rm D}$  = 0 V.

If the application needs a power-on reset delay time  $t_{rd}$  different from the value given in **Item 5.3.6**, the delay capacitor's value can be derived from the specified values in **Item 5.3.6** and the desired power-on delay time:

$$C_D = \frac{t_{rd, new}}{t_{rd}} \times 47 \text{nF}$$

with

- C<sub>D</sub>: capacitance of the delay capacitor to be chosen
- $t_{\rm rd,new}$ : desired power-on reset delay time
- t<sub>rd</sub>: power-on reset delay time specified in this datasheet

For a precise calculation also take the delay capacitor's tolerance into consideration.

#### **Reset Reaction Time:**

The reset reaction time avoids that short undervoltage spikes trigger an unwanted reset "low" signal. The reset reaction rime  $t_{\rm rr}$  considers the internal reaction time  $t_{\rm rr,int}$  and the discharge time  $t_{\rm rr,d}$  defined by the external delay capacitor  $C_{\rm D}$  (see typical performance graph for details). Hence, the total reset reaction time becomes:

$$t_{rr} = t_{rd, int} + t_{rr, d}$$

with

- t<sub>rr</sub>: reset reaction time
- t<sub>rr,int</sub>: internal reset reaction time
- t<sub>rr d</sub>: reset discharge

### Reset Output Pull-Up Resistor $R_{RO}$ :

The Reset Output RO is an open collector output requiring an external pull-up resistor to a voltage  $V_{\rm IO}$ , e.g.  $V_{\rm Q}$ . In **Table "Electrical Characteristics Reset Function" on Page 19** a minimum value for the external resistor  $R_{\rm RO}$  is given for the case it is connected to  $V_{\rm Q}$  or to a voltage  $V_{\rm IO}$  <  $V_{\rm Q}$ . If the pull-up resistor shall be connected to a voltage  $V_{\rm IO}$  >  $V_{\rm Q}$ , use the following formula:

$$R_{RO} = \frac{5k\Omega}{V_O} \times V_{IO}$$






Figure 5 Block Diagram Reset Function

Data Sheet 17 Rev. 1.11, 2012-01-20






Figure 6 Timing Diagram Reset



### **Electrical Characteristics Reset Function**

 $V_{\rm I}$  = 13.5 V, -40 °C  $\leq$   $T_{\rm j}$   $\leq$  150 °C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Parameter Symbol Limit Values		ues	Unit	Conditions	
			Min.	Тур.	Max.		
Output	Undervoltage Reset		U	- 1	<u> </u>		
5.3.1	Output Undervoltage Reset Switching Thresholds	$V_{RT}$	4.5	4.65	4.8	V	$V_{\mathrm{Q}}$ decreasing
Reset (	Output RO	•					
5.3.2	Reset Output Low Voltage	$V_{\mathrm{RO,low}}$	_	0.2	0.4	V	$\begin{array}{c} 1~\mathrm{V} \leq V_{\mathrm{Q}} \leq V_{\mathrm{RT}};\\ I_{\mathrm{RO}} = 0.2~\mathrm{mA} \end{array}$
5.3.3	Reset Output Sink Current Capability	$I_{\mathrm{RO,max}}$	0.2	-	_	mA	$ \begin{array}{c} 1~\text{V} \leq V_{\text{Q}} \leq V_{\text{RT}}; \\ V_{\text{RO}} = 5~\text{V} \end{array} $
5.3.4	Reset Output Leakage Current	$I_{\mathrm{RO,leak}}$	-	0	10	μΑ	V <sub>RO</sub> = 5 V
5.3.5	Reset Output External Pull-up Resistor to $V_{\rm Q}$	$R_{RO}$	5	_	_	kΩ	$\begin{array}{c} 1~\text{V} \leq V_{\text{Q}} \leq V_{\text{RT}};\\ V_{\text{RO}} \leq 0.4~\text{V} \end{array}$
Reset I	Delay Timing			"	"	1	1
5.3.6	Power On Reset Delay Time	$t_{\sf rd}$	10	16	22	ms	$C_{\rm D}$ = 47 nF
5.3.7	Upper Delay Switching Threshold	$V_{DU}$	_	1.8	_	V	_
5.3.8	Lower Delay Switching Threshold	$V_{DRL}$	_	0.65	_	V	-
5.3.9	Delay Capacitor Charge Current	$I_{D,ch}$	_	5.5	_	μA	<i>V</i> <sub>D</sub> = 1 V
5.3.10	Delay Capacitor Reset Discharge Current	$I_{\mathrm{D,dch}}$	_	100	_	mA	<i>V</i> <sub>D</sub> = 1 V
5.3.11	Delay Capacitor Discharge Time	$t_{ m rr,d}$	_	0.5	1	μs	Calculated Value: $t_{\rm rr,d} = C_{\rm D}{}^*(V_{\rm DU} - V_{\rm DRL})/I_{\rm D,dch}$ $C_{\rm D} = 47~{\rm nF}$
5.3.12	Internal Reset Reaction Time	$t_{\rm rr,int}$	-	4	7	μs	$C_{\rm D} = 0  {\rm nF^{1)}}$
5.3.13	Reset Reaction Time	t <sub>rr,total</sub>	-	4.5	8	μs	Calculated Value: $t_{\rm rr,total} = t_{\rm rr,int} + t_{\rm rr,d}$ $C_{\rm D} = 47~{\rm nF}$


<sup>1)</sup> parameter not subject to production test; specified by design

Data Sheet 19 Rev. 1.11, 2012-01-20




## **Typical Performance Characteristics**


## Undervoltage Reset Switching Threshold $V_{\mathrm{RT}}$ versus $T_{\mathrm{i}}$




# Power On Reset DelayTime $t_{\rm rd}$ versus Capacitance $C_{\rm D}$



## Power On Reset Delay Time $t_{\rm rd}$ versus Junction Temperature $T_{\rm i}$




## Internal Reset Reaction Time $t_{\rm rr,int}$ versus Junction Temperature $T_{\rm i}$





# Delay Capacitor Discharge Time $t_{\rm rr,d}$ versus Junction Temperature $T_{\rm j}$



**Package Outlines** 

## 6 Package Outlines




Figure 7 PG-TO252-5

## **Package Outlines**




Figure 8 PG-TO263-5



**Package Outlines** 




Figure 9 PG-SSOP-14 exposed pad

## **Green Product (RoHS compliant)**

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).



**Revision History** 

## 7 Revision History

Version	Date	Changes
1.11 2012-01		Page 19: Condition of Parameter 5.3.11, 5.3.12 and 5.3.13 corrected. Parameters are valid for all package variants. No need to limit the Measurement conditions.
		Page 1: Coverpage updated.
1.1	2008-09-24	data sheet updated with new package variant in PG-SSOP-14 exposed pad:
		In "Overview" on Page 2 package graphic and sales name with marking added
		In Table 4.3 "Thermal Resistance" on Page 9 values for package PG-SSOP-14 exposed pad added
		In "Package Outlines" on Page 22 Outlines for package PG-SSOP-14 exposed pad added
1.0	2008-05-29	final data sheet

Edition 2012-01-20

Published by Infineon Technologies AG 81726 Munich, Germany © 2012 Infineon Technologies AG All Rights Reserved.

#### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

### Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

### **Warnings**

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.