

Data Sheet July 2001 File Number 4889

Radiation Hardened, SEGR Resistant N-Channel Power MOSFETs



Fairchild Star*Power™ Rad Hard MOSFETs have been specifically developed for high performance applications in a commercial or military space environment.

Star*Power MOSFETs offer the system designer both extremely low r_{DS(ON)} and Gate Charge allowing the development of low loss Power Subsystems. Star*Power Gold FETs combine this electrical capability with total dose radiation hardness up to 100K RADs while maintaining the guaranteed performance for SEE (Single Event Effects) which the Fairchild FS families have always featured.

The Fairchild family of Star*Power FETs includes a series of devices in various voltage, current and package styles. The portfolio consists of Star*Power and Star*Power Gold products. Star*Power FETs are optimized for total dose and r_{DS(ON)} while exhibiting SEE capability at full rated voltage up to an LET of 37. Star*Power Gold FETs have been optimized for SEE and Gate Charge combining SEE performance to 80% of the rated voltage for an LET of 82 with extremely low gate charge characteristics.

This MOSFET is an enhancement-mode silicon-gate power field effect transistor of the vertical DMOS (VDMOS) structure. It is specifically designed and processed to be radiation tolerant. The MOSFET is well suited for applications exposed to radiation environments such as switching regulation, switching converters, power distribution, motor drives and relay drivers as well as other power control and conditioning applications. As with conventional MOSFETs these Radiation Hardened MOSFETs offer ease of voltage control, fast switching speeds and ability to parallel switching devices.

Reliability screening is available as either TXV or Space equivalent of MIL-S-19500.

Formerly available as type TA45233W.


Ordering Information

RAD LEVEL	SCREENING LEVEL	PART NUMBER/BRAND
10K	Engineering samples	FSGYC264D1
100K	TXV	FSGYC264R3
100K	Space	FSGYC264R4

Features

- 44A, 250V, $r_{DS(ON)} = 0.048\Omega$
- UIS Rated
- Total Dose
 - Meets Pre-RAD Specifications to 100K RAD (Si)
- Single Event
 - Safe Operating Area Curve for Single Event Effects
 - SEE Immunity for LET of 82MeV/mg/cm 2 with $\rm V_{DS}$ up to 80% of Rated Breakdown and $\rm V_{GS}$ of 5V Off-Bias
- · Dose Rate
 - Typically Survives 3E9 RAD (Si)/s at 80% BV_{DSS}
 - Typically Survives 2E12 if Current Limited to I_{AS}
- · Photo Current
 - 21nA Per-RAD (Si)/s Typically
- Neutron
 - Maintain Pre-RAD Specifications for 1E13 Neutrons/cm²
 - Usable to 1E14 Neutrons/cm²

Symbol



Packaging

SMD2



FSGYC264R

Absolute Maximum Ratings $T_C = 25^{\circ}C$, Unless Otherwise Specified

	FSGYC264R	UNITS
Drain to Source VoltageV _{DS}	250	V
Drain to Gate Voltage ($R_{GS} = 20k\Omega$)	250	V
Continuous Drain Current		
$T_C = 25^{\circ}C$	44	Α
$T_C = 100^{\circ}C$	28	Α
Pulsed Drain Current	160	Α
Gate to Source Voltage	±30	V
Maximum Power Dissipation		
$T_C = 25^{\circ}C$ P_T	208	W
$T_C = 100^{\circ}C$	83	W
Linear Derating Factor	1.67	W/oC
Single Pulsed Avalanche Current, L = 100μH, (See Test Figure) I _{AS}	85	Α
Continuous Source Current (Body Diode)	44	Α
Pulsed Source Current (Body Diode)	160	Α
Operating and Storage Temperature	-55 to 150	°C
Lead Temperature (During Soldering)	300	°C
Weight (Typical)	3.3(Typical)	g

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Electrical Specifications $T_C = 25^{\circ}C$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CO	ONDITIONS	MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV _{DSS}	$I_D = 1 \text{mA}, V_{GS} = 0 \text{V}$		250	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}$	$T_C = -55^{\circ}C$	-	-	5.5	V
		$I_D = 1mA$	$T_C = 25^{\circ}C$	2.0	-	4.5	V
			$T_{\rm C} = 125^{\rm o}{\rm C}$	1.0	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 200V,	$T_C = 25^{\circ}C$	-	-	25	μА
		$V_{GS} = 0V$	$T_{\rm C} = 125^{\rm o}{\rm C}$	-	-	250	μΑ
Gate to Source Leakage Current	I _{GSS}	V _{GS} = ±30V	$T_{C} = 25^{\circ}C$	-	-	100	nA
		Т	T _C = 125 ^o C	-	-	200	nA
Drain to Source On-State Voltage	V _{DS(ON)}	V _{GS} = 12V, I _D = 44A		-	-	2.24	V
Drain to Source On Resistance	r _{DS(ON)12} I	I _D = 28A,	$T_{\rm C} = 25^{\rm o}{\rm C}$	-	0.040	0.048	Ω
		$V_{GS} = 12V$ $T_C = 125$	$T_{\rm C} = 125^{\rm o}{\rm C}$	-	-	0.094	Ω
Turn-On Delay Time	t _d (ON)	$V_{DD} = 125V, I_{D} = 44A,$ $R_{L} = 2.8\Omega, V_{GS} = 12V,$ $R_{GS} = 2.35\Omega$		-	-	35	ns
Rise Time	t _r			-	-	70	ns
Turn-Off Delay Time	t _{d(OFF)}	NGS = 2.3322		-	-	70	ns
Fall Time	t _f			-	-	15	ns
Total Gate Charge	Q _{g(12)}	V _{GS} = 0V to 12V	$125V \le V_{DD} \le 200V$,	-	100	115	nC
Gate Charge Source	Q _{gs}		I _D = 44A	-	35	45	nC
Gate Charge Drain	Q _{gd}			-	35	45	nC
Gate Charge at 20V	Q _{g(20)}	V _{GS} = 0V to 20V	-	-	160	-	nC
Threshold Gate Charge	Q _{g(TH)}	$V_{GS} = 0V \text{ to } 2V$	-	-	12	-	nC
Plateau Voltage	V _(PLATEAU)	I _D = 44A, V _{DS} = 15V		-	7.5	-	V
Input Capacitance	C _{ISS}	V _{DS} = 25V, V _{GS} = 0V, f = 1MHz		-	5600	-	pF
Output Capacitance	C _{OSS}			-	875	-	pF
Reverse Transfer Capacitance	C _{RSS}	1		-	35	-	pF
Thermal Resistance Junction to Case	$R_{ heta JC}$			-	-	0.60	oC/W

©2001 Fairchild Semiconductor Corporation FSGYC264R Rev. A2 2

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Forward Voltage	V _{SD}	I _{SD} = 44A	-	-	1.2	V
Reverse Recovery Time	t _{rr}	$I_{SD} = 44A$, $dI_{SD}/dt = 100A/\mu s$	-	-	590	ns
Reverse Recovery Charge	Q _{RR}		-	6.8	-	μС

Electrical Specifications up to 100K RAD $T_C = 25^{\circ}C$, Unless Otherwise Specified

PARAMETER		SYMBOL	TEST CONDITIONS	MIN	MAX	UNITS
Drain to Source Breakdown Volts	(Note 3)	BV _{DSS}	$V_{GS} = 0$, $I_D = 1mA$	250	-	V
Gate to Source Threshold Volts	(Note 3)	V _{GS(TH)}	$V_{GS} = V_{DS}$, $I_D = 1mA$	2.0	4.5	V
Gate to Body Leakage	(Notes 2, 3)	I _{GSS}	$V_{GS} = \pm 30V, V_{DS} = 0V$	-	100	nA
Zero Gate Leakage	(Note 3)	I _{DSS}	V _{GS} = 0, V _{DS} = 200V	-	25	μΑ
Drain to Source On-State Volts	(Notes 1, 3)	V _{DS(ON)}	V _{GS} = 12V, I _D = 44A	-	2.24	V
Drain to Source On Resistance	(Notes 1, 3)	r _{DS(ON)12}	V _{GS} = 12V, I _D = 28A	-	0.048	Ω

NOTES:

- 1. Pulse test, 300µs Max.
- 2. Absolute value.
- 3. Insitu Gamma bias must be sampled for both $V_{GS} = 12V$, $V_{DS} = 0V$ and $V_{GS} = 0V$, $V_{DS} = 80\%$ BVDSS.

Single Event Effects (SEB, SEGR) Note 4

		ENVIRONME	ENT (NOTE 5)		(NOTE 7)
TEST	SYMBOL	(NOTE 6) TYPICAL LET (MeV/mg/cm)	TYPICAL RANGE (μ)	APPLIED V _{GS} BIAS (V)	MAXIMUM V _{DS} BIAS (V)
Single Event Effects Safe Operating Area	SEESOA	37	36	-20	250
		60	32	-10	250
		82	28	-5	200
		82	28	-10	150

NOTES:

- 4. Testing conducted at Brookhaven National Labs or Texas A&M.
- 5. Fluence = $1E5 \text{ ions/cm}^2$ (Typical), T = 25° C.
- 6. Ion Species: LET = 37, Br or Kr; LET = 60, I or Xe; LET = 82, Au
- 7. Does not exhibit Single Event Burnout (SEB) or Single Event Gate Rupture (SEGR).

Performance Curves Unless Otherwise Specified




FIGURE 1. SINGLE EVENT EFFECTS SAFE OPERATING AREA




FIGURE 2. TYPICAL SEE SIGNATURE CURVE

Performance Curves Unless Otherwise Specified (Continued)




FIGURE 3. TYPICAL DRAIN INDUCTANCE REQUIRED TO LIMIT GAMMA DOT CURRENT TO IAS




FIGURE 5. FORWARD BIAS SAFE OPERATING AREA




FIGURE 7. TYPICAL NORMALIZED $r_{DS(ON)}$ vs JUNCTION TEMPERATURE




FIGURE 4. MAXIMUM CONTINUOUS DRAIN CURRENT vs TEMPERATURE




FIGURE 6. BASIC GATE CHARGE WAVEFORM




FIGURE 8. TYPICAL OUTPUT CHARACTERISTICS

©2001 Fairchild Semiconductor Corporation 4 FSGYC264R Rev. A2

Performance Curves Unless Otherwise Specified (Continued)




FIGURE 9. NORMALIZED MAXIMUM TRANSIENT THERMAL RESPONSE




FIGURE 10. UNCLAMPED INDUCTIVE SWITCHING

Test Circuits and Waveforms




FIGURE 11. UNCLAMPED ENERGY TEST CIRCUIT





FIGURE 12. UNCLAMPED ENERGY WAVEFORMS

©2001 Fairchild Semiconductor Corporation 5

Test Circuits and Waveforms (Continued)



V_{DS} = 50% PULSE WIDTH + 10/10 + 50%

FIGURE 13. RESISTIVE SWITCHING TEST CIRCUIT

FIGURE 14. RESISTIVE SWITCHING WAVEFORMS

Screening Information

Screening is performed in accordance with the latest revision in effect of MIL-S-19500, (Screening Information Table).

Delta Tests and Limits (JANTXV Equivalent, JANS Equivalent) T_C = 25°C, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MAX	UNITS
Gate to Source Leakage Current	I _{GSS}	$V_{GS} = \pm 30V$	±20 (Note 8)	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 80% Rated Value	±25 (Note 8)	μΑ
Drain to Source On Resistance	r _{DS(ON)}	T _C = 25°C at Rated I _D	±20% (Note 9)	Ω
Gate Threshold Voltage	V _{GS(TH)}	I _D = 1.0mA	±20% (Note 9)	V

NOTES:

- 8. Or 100% of Initial Reading (whichever is greater).
- 9. Of Initial Reading.

Screening Information

TEST	JANTXV EQUIVALENT	JANS EQUIVALENT
Unclamped Inductive Switching	$V_{GS(PEAK)} = 20V, L = 0.1mH; Limit = 85A$	V _{GS(PEAK)} = 20V, L = 0.1mH; Limit = 85A
Thermal Response	$t_H = 10 \text{ms}; V_H = 25 \text{V}; I_H = 4 \text{A}; LIMIT = 55 \text{mV}$	$t_H = 10ms; V_H = 25V; I_H = 4A; LIMIT = 55mV$
Gate Stress	V _{GS} = 45V, t = 250μs	V _{GS} = 45V, t = 250μs
Pind	Optional	Required
Pre Burn-In Tests (Note 10)	MIL-S-19500 Group A,	MIL-S-19500 Group A,
	Subgroup 2 (All Static Tests at 25°C)	Subgroup 2 (All Static Tests at 25°C)
Steady State Gate	MIL-STD-750, Method 1042, Condition B	MIL-STD-750, Method 1042, Condition B
Bias (Gate Stress)	V _{GS} = 80% of Rated Value,	V _{GS} = 80% of Rated Value,
	$T_A = 150^{\circ}$ C, Time = 48 hours	$T_A = 150^{\circ}$ C, Time = 48 hours
Interim Electrical Tests (Note 10)	All Delta Parameters Listed in the Delta Tests	All Delta Parameters Listed in the Delta Tests
	and Limits Table	and Limits Table
Steady State Reverse	MIL-STD-750, Method 1042, Condition A	MIL-STD-750, Method 1042, Condition A
Bias (Drain Stress)	V _{DS} = 80% of Rated Value,	V _{DS} = 80% of Rated Value,
	$T_A = 150^{\circ}$ C, Time = 160 hours	$T_A = 150^{\circ}$ C, Time = 240 hours
PDA	10%	5%
Final Electrical Tests (Note 10)	MIL-S-19500, Group A, Subgroup 2	MIL-S-19500, Group A,
		Subgroups 2 and 3

NOTE:

10. Test limits are identical pre and post burn-in.

Additional Tests

PARAMETER	SYMBOL	TEST CONDITIONS	MAX	UNITS
Safe Operating Area	SOA	V _{DS} = 200V, t = 10ms	0.8	Α
Thermal Impedance	ΔV _{SD}	t_H = 500ms; V_H = 20V; I_H = 4A HEAT SINK REQUIRED	115	mV

©2001 Fairchild Semiconductor Corporation 6 FSGYC264R Rev. A2

Rad Hard Data Packages - Fairchild Power Transistors

TXV Equivalent

1. RAD HARD TXV EQUIVALENT - STANDARD DATA PACKAGE

- A. Certificate of Compliance
- B. Assembly Flow Chart

C. Preconditioning - Attributes Data Sheet
D. Group A - Attributes Data Sheet
E. Group B - Attributes Data Sheet
F. Group C - Attributes Data Sheet
G. Group D - Attributes Data Sheet

2. RAD HARD TXV EQUIVALENT - OPTIONAL DATA PACKAGE

- A. Certificate of Compliance
- B. Assembly Flow Chart
- C. Preconditioning Attributes Data Sheet

- Pre and Post Burn-In Read and Record

Dala

D. Group A - Attributes Data SheetE. Group B - Attributes Data Sheet

Pre and Post Read and Record Data for Intermittent Operating Life (Subgroup B3)
Bond Strength Data (Subgroup B3)
Pre and Post High Temperature Operating Life Read and Record Data (Subgroup B6)

F. Group C - Attributes Data Sheet

Pre and Post Read and Record Data for Intermittent Operating Life (Subgroup C6)
Bond Strength Data (Subgroup C6)

G. Group D - Attributes Data Sheet

- Pre and Post RAD Read and Record Data

Class S - Equivalents

1. RAD HARD "S" EQUIVALENT - STANDARD DATA PACKAGE

A. Certificate of Compliance

B. Serialization Records

C. Assembly Flow Chart

D. SEM Photos and Report

E. Preconditioning - Attributes Data Sheet

 HTRB - Hi Temp Gate Stress Post Reverse Bias Data and Delta Data
 HTRB - Hi Temp Drain Stress Post

Reverse Bias Delta Data

F. Group A
G. Group B
H. Group C
I. Group D
Attributes Data Sheet
Attributes Data Sheet
Attributes Data Sheet

2. RAD HARD MAX. "S" EQUIVALENT - OPTIONAL DATA PACKAGE

A. Certificate of Compliance

B. Serialization Records

C. Assembly Flow Chart

D. SEM Photos and Report

E. Preconditioning - Attributes Data Sheet

 HTRB - Hi Temp Gate Stress Post Reverse Bias Data and Delta Data
 HTRB - Hi Temp Drain Stress Post

Reverse Bias Delta Data
- X-Ray and X-Ray Report

F. Group A - Attributes Data Sheet

- Subgroups A2, A3, A4, A5 and A7 Data

G. Group B - Attributes Data Sheet

- Subgroups B1, B3, B4, B5 and B6 Data

H. Group C - Attributes Data Sheet


- Subgroups C1, C2, C3 and C6 Data

I. Group D - Attributes Data Sheet

- Pre and Post Radiation Data

©2001 Fairchild Semiconductor Corporation 7 FSGYC264R Rev. A2

SMD-2 3 PAD CERAMIC LEADLESS CHIP CARRIER



	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.129	0.139	3.27	3.53	-
b	0.135	0.145	3.43	3.68	-
D	0.520	0.530	13.20	13.46	-
D ₁	0.435	0.445	11.05	11.30	-
D ₂	0.115	0.125	2.92	3.17	-
Е	0.685	0.695	17.40	17.65	-
E ₁	0.470	0.480	11.94	12.19	-
E ₂	0.152	0.162	3.86	4.11	-

NOTES:

- 1. No current JEDEC outline for this package.
- 2. Controlling dimension: INCH.
- 3. Revision 2 dated 6-98.

©2001 Fairchild Semiconductor Corporation 8 FSGYC264R Rev. A2

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

$ACEx^{TM}$	FAST [®]	OPTOPLANAR™	STAR*POWER™
Bottomless™	FASTr™	PACMAN™	Stealth™
CoolFET™	FRFET™	POP™	SuperSOT™-3
$CROSSVOLT^{TM}$	GlobalOptoisolator™	Power247™	SuperSOT™-6
DenseTrench™	GTO™	PowerTrench [®]	SuperSOT™-8
DOME™	HiSeC™	QFET™	SyncFET™
EcoSPARK™	ISOPLANAR™	QS™	TinyLogic™
E ² CMOS™	LittleFET™	QTOptpelectronics™	TruTranslation™
Ensigna™	MicroFET™	Quiet Series™	UHC™
FACT™	MICROWIRE™	SILENTSWITCHER [®]	UltraFET [®]
FACT Quiet Series™	OPTOLOGIC™	SMART START™	VCX^{TM}

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

©2001 Fairchild Semiconductor Corporation 9 FSGYC264R Rev. A2