



ICS8735-01

1:5 DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY CLOCK GENERATOR


GENERAL DESCRIPTION

The ICS8735-01 is a highly versatile 1:5 Differential-to-3.3V LVPECL clock generator. The ICS8735-01 has a fully integrated PLL and can be configured as zero delay buffer, multiplier or divider, and has an output frequency range of 31.25MHz to 700MHz. The reference divider, feedback divider and output divider are each programmable, thereby allowing for the following output-to-input frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4, 1:8. The external feedback allows the device to achieve “zero delay” between the input clock and the output clocks. The PLL_SEL pin can be used to bypass the PLL for system test and debug purposes. In bypass mode, the reference clock is routed around the PLL and into the internal output dividers.


FEATURES

- Five differential 3.3V LVPECL outputs
- Selectable differential clock inputs
- CLKx, nCLKx pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL
- Output frequency range: 31.25MHz to 700MHz
- Input frequency range: 31.25MHz to 700MHz
- VCO range: 250MHz to 700MHz
- Programmable dividers allow for the following output-to-input frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4, 1:8
- External feedback for “zero delay” clock regeneration with configurable frequencies
- Cycle-to-cycle jitter: 25ps (maximum)
- Output skew: 25ps (maximum)
- Static phase offset: 50ps $\pm$ 100ps
- 3.3V supply voltage
- 0°C to 70°C ambient operating temperature
- Lead-Free fully RoHS compliant

BLOCK DIAGRAM



PIN ASSIGNMENT



32-Lead LQFP
7mm x 7mm x 1.4mm package body
Y Package
Top View

32-Lead VFQFN
5mm x 5mm x 0.95 package body
K Package
Top View



ICS8735-01

1:5 DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY CLOCK GENERATOR

TABLE 1. PIN DESCRIPTIONS

Number	Name	Type	Description
1	SEL0	Input Pulldown	Determines output divider values in Table 3. LVCMOS / LVTTTL interface levels.
2	SEL1	Input Pulldown	Determines output divider values in Table 3. LVCMOS / LVTTTL interface levels.
3	CLK0	Input Pulldown	Non-inverting differential clock input.
4	nCLK0	Input Pullup	Inverting differential clock input.
5	CLK1	Input Pulldown	Non-inverting differential clock input.
6	nCLK1	Input Pullup	Inverting differential clock input.
7	CLK_SEL	Input Pulldown	Clock select input. When HIGH, selects CLK1, nCLK1. When LOW, selects CLK0, nCLK0. LVCMOS / LVTTTL interface levels.
8	MR	Input Pulldown	Active HIGH Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs Qx to go low and the inverted outputs nQx to go high. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS / LVTTTL interface levels.
9, 32	V _{CC}	Power	Core supply pins.
10	nFB_IN	Input Pullup	Feedback input to phase detector for regenerating clocks with "zero delay".
11	FB_IN	Input Pulldown	Feedback input to phase detector for regenerating clocks with "zero delay".
12	SEL2	Input Pulldown	Determines output divider values in Table 3. LVCMOS / LVTTTL interface levels.
13, 28	V _{EE}	Power	Negative supply pins.
14, 15	nQ0, Q0	Output	Differential output pair. LVPECL interface levels.
16, 17, 24, 25	V _{CCO}	Power	Output supply pins.
18, 19	nQ1, Q1	Output	Differential output pair. LVPECL interface levels.
20, 21	nQ2, Q2	Output	Differential output pair. LVPECL interface levels.
22, 23	nQ3, Q3	Output	Differential output pair. LVPECL interface levels.
26, 27	nQ4, Q4	Output	Differential output pair. LVPECL interface levels.
29	SEL3	Input Pulldown	Determines output divider values in Table 3. LVCMOS / LVTTTL interface levels.
30	V _{CCA}	Power	Analog supply pin.
31	PLL_SEL	Input Pullup	Selects between the PLL and reference clock as the input to the dividers. When LOW, selects reference clock. When HIGH, selects PLL. LVCMOS / LVTTTL interface levels.

NOTE: *Pullup* and *Pulldown* refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLUP}	Input Pullup Resistor			51		kΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ



ICS8735-01

1:5 DIFFERENTIAL-TO-3.3V LVPECL

ZERO DELAY CLOCK GENERATOR

TABLE 3A. CONTROL INPUT FUNCTION TABLE

Inputs					Outputs PLL_SEL = 1 PLL Enable Mode
SEL3	SEL2	SEL1	SEL0	Reference Frequency Range (MHz)*	Q0:Q4, nQ0:nQ4
0	0	0	0	250 - 700	÷ 1
0	0	0	1	125 - 350	÷ 1
0	0	1	0	62.5 - 175	÷ 1
0	0	1	1	31.25 - 87.5	÷ 1
0	1	0	0	250 - 700	÷ 2
0	1	0	1	125 - 350	÷ 2
0	1	1	0	62.5 - 175	÷ 2
0	1	1	1	250 - 700	÷ 4
1	0	0	0	125 - 350	÷ 4
1	0	0	1	250 - 700	÷ 8
1	0	1	0	125 - 350	x 2
1	0	1	1	62.5 - 175	x 2
1	1	0	0	31.25 - 87.5	x 2
1	1	0	1	62.5 - 175	x 4
1	1	1	0	31.25 - 87.5	x 4
1	1	1	1	31.25 - 87.5	x 8

*NOTE: VCO frequency range for all configurations above is 250 to 700MHz.

TABLE 3B. PLL BYPASS FUNCTION TABLE

Inputs				Outputs PLL_SEL = 0 PLL Bypass Mode
SEL3	SEL2	SEL1	SEL0	Q0:Q4, nQ0:nQ4
0	0	0	0	÷ 4
0	0	0	1	÷ 4
0	0	1	0	÷ 4
0	0	1	1	÷ 8
0	1	0	0	÷ 8
0	1	0	1	÷ 8
0	1	1	0	÷ 16
0	1	1	1	÷ 16
1	0	0	0	÷ 32
1	0	0	1	÷ 64
1	0	1	0	÷ 2
1	0	1	1	÷ 2
1	1	0	0	÷ 4
1	1	0	1	÷ 1
1	1	1	0	÷ 2
1	1	1	1	÷ 1



ICS8735-01

1:5 DIFFERENTIAL-TO-3.3V LVPECL

ZERO DELAY CLOCK GENERATOR

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{CC}	4.6V
Inputs, V_I	-0.5V to $V_{CC} + 0.5V$
Outputs, V_O	-0.5V to $V_{CCO} + 0.5V$
Package Thermal Impedance, θ_{JA}	
32 Lead LQFP	47.9°C/W (0 lfpm)
32 Lead VFQFN	34.8°C/W (0 lfpm)
Storage Temperature, T_{STG}	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

TABLE 4A. POWER SUPPLY DC CHARACTERISTICS, $V_{CC} = V_{CCA} = V_{CCO} = 3.3V \pm 5\%$, $T_A = 0^\circ C$ TO $70^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{CC}	Core Supply Voltage		3.135	3.3	3.465	V
V_{CCA}	Analog Supply Voltage		3.135	3.3	3.465	V
V_{CCO}	Output Supply Voltage		3.135	3.3	3.465	V
I_{EE}	Power Supply Current				150	mA
I_{CCA}	Analog Supply Current				15	mA

TABLE 4B. LVCMOS/LVTTL DC CHARACTERISTICS, $V_{CC} = V_{CCA} = V_{CCO} = 3.3V \pm 5\%$, $T_A = 0^\circ C$ TO $70^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{IH}	Input High Voltage		2		$V_{CC} + 0.3$	V
V_{IL}	Input Low Voltage		-0.3		0.8	V
I_{IH}	Input High Current	CLK_SEL, MR, SEL0, SEL1, SEL2, SEL3	$V_{IN} = V_{CC} = 3.465V$		150	μA
		PLL_SEL	$V_{IN} = V_{CC} = 3.465V$		5	μA
I_{IL}	Input Low Current	CLK_SEL, MR, SEL0, SEL1, SEL2, SEL3	$V_{IN} = 0V, V_{CC} = 3.465V$	-5		μA
		PLL_SEL	$V_{IN} = 0V, V_{CC} = 3.465V$	-150		μA

TABLE 4C. DIFFERENTIAL DC CHARACTERISTICS, $V_{CC} = V_{CCA} = V_{CCO} = 3.3V \pm 5\%$, $T_A = 0^\circ C$ TO $70^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
I_{IH}	Input High Current	CLK0, CLK1, FB_IN	$V_{IN} = V_{CC} = 3.465V$		150	μA
		nCLK0, nCLK1, nFB_IN	$V_{IN} = V_{CC} = 3.465V$		5	μA
I_{IL}	Input Low Current	CLK0, CLK1, FB_IN	$V_{IN} = 0V, V_{CC} = 3.465V$	-5		μA
		nCLK0, nCLK1, nFB_IN	$V_{IN} = 0V, V_{CC} = 3.465V$	-150		μA
V_{PP}	Peak-to-Peak Input Voltage		0.15		1.3	V
V_{CMR}	Common Mode Input Voltage; NOTE 1, 2		$V_{EE} + 0.5$		$V_{CC} - 0.85$	V

NOTE 1: For single ended applications, the maximum input voltage for CLK, nCLK is $V_{CC} + 0.3V$.

NOTE 2: Common mode voltage is defined as V_{IH+} .



ICS8735-01

1:5 DIFFERENTIAL-TO-3.3V LVPECL

ZERO DELAY CLOCK GENERATOR

TABLE 4D. LVPECL DC CHARACTERISTICS, $V_{CC} = V_{CCA} = V_{CCO} = 3.3V \pm 5\%$, $T_A = 0^\circ C$ TO $70^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{OH}	Output High Voltage; NOTE 1		$V_{CCO} - 1.4$		$V_{CCO} - 0.9$	V
V_{OL}	Output Low Voltage; NOTE 1		$V_{CCO} - 2.0$		$V_{CCO} - 1.7$	V
V_{SWING}	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with 50Ω to $V_{CCO} - 2V$.

TABLE 5. INPUT FREQUENCY CHARACTERISTICS, $V_{CC} = V_{CCA} = V_{CCO} = 3.3V \pm 5\%$, $T_A = 0^\circ C$ TO $70^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f_{IN}	Input Frequency CLK0, nCLK0, CLK1, nCLK1	PLL_SEL = 1	31.25		700	MHz
		PLL_SEL = 0			700	MHz

TABLE 6. AC CHARACTERISTICS, $V_{CC} = V_{CCA} = V_{CCO} = 3.3V \pm 5\%$, $T_A = 0^\circ C$ TO $70^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f_{MAX}	Output Frequency				700	MHz
t_{PD}	Propagation Delay; NOTE 1	PLL_SEL = 0V, $f \leq 700MHz$	3.4		4.2	ns
$t(\emptyset)$	Static Phase Offset; NOTE 2, 5	PLL_SEL = 3.3V	-50	50	150	ps
$tsk(o)$	Output Skew; NOTE 3, 5				25	ps
$f_{jit(cc)}$	Cycle-to-Cycle Jitter; NOTE 5, 6				25	ps
$f_{jit(\theta)}$	Phase Jitter; NOTE 4, 5, 6				± 50	ps
t_L	PLL Lock Time				1	ms
t_R	Output Rise Time	20% to 80% @ 50MHz	300		700	ps
t_F	Output Fall Time	20% to 80% @ 50MHz	300		700	ps
odc	Output Duty Cycle		47		53	%

All parameters measured at f_{MAX} unless noted otherwise.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as the time difference between the input reference clock and the averaged feedback input signal, when the PLL is locked and the input reference frequency is stable.

NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the output differential cross points.

NOTE 4: Phase jitter is dependent on the input source used.

NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 6: Characterized at VCO frequency of 622MHz.




ICS8735-01


1:5 DIFFERENTIAL-TO-3.3V LVPECL

ZERO DELAY CLOCK GENERATOR


PARAMETER MEASUREMENT INFORMATION




3.3V OUTPUT LOAD AC TEST CIRCUIT




DIFFERENTIAL INPUT LEVEL




OUTPUT SKEW




CYCLE-TO-CYCLE JITTER




OUTPUT RISE/FALL TIME



OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



PROPAGATION DELAY



$$t_{jit}(\emptyset) = |t(\emptyset) - t(\emptyset)_{mean}| = \text{Phase Jitter}$$

$$t(\emptyset)_{mean} = \text{Static Phase Offset}$$

(where $t(\emptyset)$ is any random sample, and $t(\emptyset)_{mean}$ is the average of the sampled cycles measured on controlled edges)

PHASE JITTER & STATIC PHASE OFFSET

APPLICATION INFORMATION

TERMINATION FOR LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive

50Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 1A and 1B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 1A. LVPECL OUTPUT TERMINATION




FIGURE 1B. LVPECL OUTPUT TERMINATION

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage $V_{REF} = V_{CC}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V_{REF} in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and $V_{CC} = 3.3V$, V_{REF} should be 1.25V and $R2/R1 = 0.609$.




FIGURE 2. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT

DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK/nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both V_{SWING} and V_{OH} must meet the V_{PP} and V_{CMR} input requirements. Figures 3A to 3D show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are

examples only. Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in *Figure 3A*, the input termination applies for LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




FIGURE 3A. CLK/nCLK INPUT DRIVEN BY LVHSTL DRIVER




FIGURE 3B. CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 3C. CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 3D. CLK/nCLK INPUT DRIVEN BY 3.3V LVDS DRIVER



ICS8735-01

1:5 DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY CLOCK GENERATOR

POWER SUPPLY FILTERING TECHNIQUES

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS8735-01 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. V_{CC} , V_{CCA} , and V_{CCO} should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 4 illustrates how a 10Ω resistor along with a 10μF and a .01μF bypass capacitor should be connected to each V_{CCA} pin.




FIGURE 4. POWER SUPPLY FILTERING

LAYOUT GUIDELINE

The schematic of the ICS8735-01 layout example is shown in Figure 5A. The ICS8735-01 recommended PCB board layout for this example is shown in Figure 5B. This layout example is used as a general guideline. The layout in the actual system will

depend on the selected component types, the density of the components, the density of the traces, and the stack up of the P.C. board.




FIGURE 5A. ICS8735-01 LVPECL ZERO DELAY BUFFER SCHEMATIC EXAMPLE

The following component footprints are used in this layout example:

All the resistors and capacitors are size 0603.

POWER AND GROUNDING

Place the decoupling capacitors C1, C6, C2, C4, C5, and C7, as close as possible to the power pins. If space allows, placement of the decoupling capacitor on the component side is preferred. This can reduce unwanted inductance between the decoupling capacitor and the power pin caused by the via.

Maximize the power and ground pad sizes and number of vias capacitors. This can reduce the inductance between the power and ground planes and the component power and ground pins.

The RC filter consisting of R7, C11, and C16 should be placed as close to the V_{CCA} pin as possible.

CLOCK TRACES AND TERMINATION

Poor signal integrity can degrade the system performance or cause system failure. In synchronous high-speed digital systems, the clock signal is less tolerant to poor signal integrity than other signals. Any ringing on the rising or falling edge or excessive ring back can cause system failure. The shape

of the trace and the trace delay might be restricted by the available space on the board and the component location. While routing the traces, the clock signal traces should be routed first and should be locked prior to routing other signal traces.

- The differential 50Ω output traces should have same length.
- Avoid sharp angles on the clock trace. Sharp angle turns cause the characteristic impedance to change on the transmission lines.
- Keep the clock traces on the same layer. Whenever possible, avoid placing vias on the clock traces. Placement of vias on the traces can affect the trace characteristic impedance and hence degrade signal integrity.
- To prevent cross talk, avoid routing other signal traces in parallel with the clock traces. If running parallel traces is unavoidable, allow a separation of at least three trace widths between the differential clock trace and the other signal trace.
- Make sure no other signal traces are routed between the clock trace pair.
- The matching termination resistors should be located as close to the receiver input pins as possible.




FIGURE 5B. PCB BOARD LAYOUT FOR ICS8735-01



POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS8735-01. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS8735-01 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{CC} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = $V_{CC_MAX} * I_{EE_MAX} = 3.465V * 150mA = 520mW$
- Power (outputs)_{MAX} = **30mW/Loaded Output pair**
 If all outputs are loaded, the total power is $5 * 30mW = 150mW$

Total Power_{MAX} (3.465V, with all outputs switching) = $520mW + 150mW = 670mW$

2. Junction Temperature.

Junction temperature, T_j , is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for the devices is 125°C.

The equation for T_j is as follows: $T_j = \theta_{JA} * Pd_total + T_A$

T_j = Junction Temperature

θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 42.1°C/W per Table 7A below.

Therefore, T_j for an ambient temperature of 70°C with all outputs switching is:

$$70^\circ C + 0.670W * 42.1^\circ C/W = 98.2^\circ C. \text{ This is well below the limit of } 125^\circ C$$

This calculation is only an example. T_j will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

TABLE 7A. THERMAL RESISTANCE θ_{JA} FOR 32-PIN LQFP, FORCED CONVECTION

θ_{JA} by Velocity (Linear Feet per Minute)			
	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	67.8°C/W	55.9°C/W	50.1°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	47.9°C/W	42.1°C/W	39.4°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TABLE 7B. θ_{JA} VS. AIR FLOW TABLE FOR 32 LEAD VFQFN PACKAGE

θ_{JA} 0 Air Flow (Linear Feet per Minute)	
	0
Multi-Layer PCB, JEDEC Standard Test Boards	34.8°C/W

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 6.




FIGURE 6. LVPECL DRIVER CIRCUIT AND TERMINATION

To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of $V_{CCO} - 2V$.

- For logic high, $V_{OUT} = V_{OH_MAX} = V_{CCO_MAX} - 0.9V$

$$(V_{CCO_MAX} - V_{OH_MAX}) = 0.9V$$

- For logic low, $V_{OUT} = V_{OL_MAX} = V_{CCO_MAX} - 1.7V$

$$(V_{CCO_MAX} - V_{OL_MAX}) = 1.7V$$

Pd_H is power dissipation when the output drives high.

Pd_L is the power dissipation when the output drives low.

$$Pd_H = [(V_{OH_MAX} - (V_{CCO_MAX} - 2V))/R_L] * (V_{CCO_MAX} - V_{OH_MAX}) = [(2V - (V_{CCO_MAX} - V_{OH_MAX}))/R_L] * (V_{CCO_MAX} - V_{OH_MAX}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$$

$$Pd_L = [(V_{OL_MAX} - (V_{CCO_MAX} - 2V))/R_L] * (V_{CCO_MAX} - V_{OL_MAX}) = [(2V - (V_{CCO_MAX} - V_{OL_MAX}))/R_L] * (V_{CCO_MAX} - V_{OL_MAX}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = $Pd_H + Pd_L = 30mW$



RELIABILITY INFORMATION

TABLE 8A. θ_{JA} VS. AIR FLOW TABLE FOR 32 LEAD LQFP PACKAGE

θ_{JA} by Velocity (Linear Feet per Minute)			
	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	67.8°C/W	55.9°C/W	50.1°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	47.9°C/W	42.1°C/W	39.4°C/W
NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.			

TABLE 8B. θ_{JA} VS. AIR FLOW TABLE FOR 32 LEAD VFQFN PACKAGE

θ_{JA} 0 Air Flow (Linear Feet per Minute)	
	0
Multi-Layer PCB, JEDEC Standard Test Boards	34.8C/W

TRANSISTOR COUNT

The transistor count for ICS8735-01 is: 2969



ICS8735-01

1:5 DIFFERENTIAL-TO-3.3V LVPECL

ZERO DELAY CLOCK GENERATOR

PACKAGE OUTLINE - Y SUFFIX FOR 32 LEAD LQFP




TABLE 9A. PACKAGE DIMENSIONS

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS			
SYMBOL	BBA		
	MINIMUM	NOMINAL	MAXIMUM
N	32		
A	--	--	1.60
A1	0.05	--	0.15
A2	1.35	1.40	1.45
b	0.30	0.37	0.45
c	0.09	--	0.20
D	9.00 BASIC		
D1	7.00 BASIC		
D2	5.60 Ref.		
E	9.00 BASIC		
E1	7.00 BASIC		
E2	5.60 Ref.		
e	0.80 BASIC		
L	0.45	0.60	0.75
θ	0°	--	7°
ccc	--	--	0.10

Reference Document: JEDEC Publication 95, MS-026

PACKAGE OUTLINE - K SUFFIX FOR 32 LEAD VFQFN




TABLE 9B. PACKAGE DIMENSIONS

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS		
SYMBOL	MINIMUM	MAXIMUM
N	32	
A	0.80	1.0
A1	0	0.05
A3	0.25 Reference	
b	0.18	0.30
e	0.50 BASIC	
N _D	8	
N _E	8	
D	5.0	
D2	3.0	3.30
E	5.0	
E2	3.0	3.30
L	0.30	0.50

Reference Document: JEDEC Publication 95, MO-220



ICS8735-01

1:5 DIFFERENTIAL-TO-3.3V LVPECL

ZERO DELAY CLOCK GENERATOR

TABLE 10. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8735AY-01	ICS8735AY-01	32 lead LQFP	tray	0°C to 70°C
8735AY-01T	ICS8735AY-01	32 lead LQFP	1000 tape & reel	0°C to 70°C
8735AY-01LF	ICS8735AY01L	32 lead "Lead Free" LQFP	tray	0°C to 70°C
8735AY-01LFT	ICS8735AY01L	32 lead "Lead Free" LQFP	1000 tape & reel	0°C to 70°C
8735AK-01	ICS8735AK-01	32 lead VFQFN	tray	0°C to 70°C
8735AK-01T	ICS8735AK-01	32 lead VFQFN	2500 tape & reel	0°C to 70°C
8735AK-01LF	ICS8735A01L	32 lead "Lead Free" VFQFN	tray	0°C to 70°C
8735AK-01LFT	ICS8735A01L	32 lead "Lead Free" VFQFN	2500 tape & reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Inc. (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.



ICS8735-01

1:5 DIFFERENTIAL-TO-3.3V LVPECL

ZERO DELAY CLOCK GENERATOR

REVISION HISTORY SHEET				
Rev	Table	Page	Description of Change	Date
B	T5	5	t_{PD} row changed the Test Conditions from $0\text{MHz} < f \leq 700\text{MHz}$ to $f \leq 700\text{MHz}$. $t(\phi)$ row changed Parameter name from PLL Reference Zero Delay to Static Phase Offset. $t_{jit}(\theta)$ row changed 85 Max. to ± 50 Max.	10/12/01
C	T4A	4	Added I_{CCA} row.	10/30/01
C		1	Updated Block Diagram.	11/1/01
C	T3A T6	3 5	Added note at end of the table. Added Note 6.	11/19/01
C	Figure 11	10	Revised Figure 11, LVPECL Zero Delay Buffer Schematic Example	12/3/01
C		10	Added Termination for LVPECL Outputs section	6/3/02
C	T2	2 6 8	Pin Description Table - revised MR description. 3.3V Output Load Test Circuit Diagram, revised VEE equation from " $-1.3\text{V} \pm 0.135\text{V}$ " to " $-1.3\text{V} \pm 0.165\text{V}$ ". Revised Output Rise/Fall Time Diagram.	8/19/02
D	T4D T6	5 5	LVPECL table - corrected V_{SWING} from 0.9 max. to 1.0 max. AC Table - changed t_{PD} from 3.6 min. to 3.4 min, deleted 3.9 typical.	9/17/02
E	T1 T4A	2 4	Updated V_{CC} pin description to read Core supply pins from Positive supply pins. Updated V_{CC} to read Core Supply Voltage from Positive Supply Voltage. I_{EE} , deleted 100mA typical and added 150mA Maximum. Updated format.	12/3/02
E	T1	2 8	Pin Description Table - updated MR description. Corrected LVPECL Zero Delay Buffer Schematic Example.	1/31/03
F	T2	2 8	Add 32 Lead VFQFN package throughout data sheet. Pin Characteristics Table - changed C_{IN} from 4pF max. to 4pF typical. Added Differential Clock Input Interface Application Section.	11/12/04
F	T10	1 16	Features Section - added Lead-Free bullet. Ordering Information Table - added Lead-Free part number.	12/22/04
G	T4D	5 11 - 12	LVPECL DC Characteristics Table -corrected V_{OH} max. from $V_{CCO} - 1.0\text{V}$ to $V_{CCO} - 0.9\text{V}$. Power Considerations - corrected power dissipation to reflect V_{OH} max in Table 4D.	4/13/07
G	T10 T9B	16 15 18	Updated datasheet's header/footer with IDT from ICS. Ordering Information Table - removed ICS prefix from Part/Order Number column. Added lead-free VFQFN marking. VFQFN Package Dimensions Table - corrected dimensions D2/E2. Added Contact Page.	11/12/10



ICS8735-01
1:5 DIFFERENTIAL-TO-3.3V LVPECL
ZERO DELAY CLOCK GENERATOR

We've Got Your Timing Solution.



6024 Silver Creek Valley Road
San Jose, CA 95138

Sales
800-345-7015 (inside USA)
+408-284-8200 (outside USA)
Fax: 408-284-2775

Tech Support
netcom@idt.com

© 2010 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT, the IDT logo, ICS and HiPerClockS are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners.
Printed in USA